



## **HYTEC ELECTRONICS Ltd**

HEAD OFFICE: 5 CRADOCK ROAD, READING, BERKS. RG2 0JT, UK

Telephone: +44 (0) 118 9757770      Fax: +44 (0)118 9757566

E-mail: [sales@hytec-electronics.co.uk](mailto:sales@hytec-electronics.co.uk)

# **VICB8002 VME 64x INDUSTRY PACK CARRIER BOARD**

## **USERS MANUAL**

PCB Issue 3  
Xilinx Version 8002V306

Document Nos.: 8002/UTM/G/x/3.0

Date: 08/01/2007

Author: MRN



# CONTENTS

- 1. PRODUCT DESCRIPTION..... 3**
- 1.1 KEY FEATURES..... 4
- 2. USE OF THE VME DATA BUS AND MEMORY ACCESS..... 5**
- 2.1 VME ADDRESSING..... 5
- 2.1.1 Short Addressing (A16 AM29h and 2Dh)..... 5
- ADDRESS MODIFIERS ..... 5
- 2.1.2 Standard Addressing (A24 AM39h and 3Dh)..... 6
- 2.1.3 Carrier board Configuration ROM (A24 AM2Fh)..... 6
- 2.2 MEMORY ACCESS ..... 6
- 2.2.1 IP Memory Size ..... 6
- 2.2.2 Carrier Board Memory Map ..... 7
- ADDRESS MODIFIERS..... 7
- 3. ON BOARD FEATURES ..... 7**
- 3.1 IP STATUS REGISTER (READ ONLY) ..... 7
- 3.2 MEMORY OFFSET (READ/WRITE)..... 7
- 3.3 CONTROL & STATUS REGISTER CARRIER BOARD (CSR CB)..... 8
- 3.4 IP INTERRUPT SELECT REGISTER (READ/WRITE) ..... 8
- 3.5 HOT SWAP REMOVAL IRQ VECTOR REGISTER (READ/WRITE)..... 8
- 3.6 VME SYSTEM AND BOARD RESETS..... 9
- 3.6.1 A VME system reset will clear the following registers:..... 9
- 3.6.2 A board reset generated from the CSR CB bit 0 will clear the following registers: ..... 9
- 4. INTERRUPT SETTINGS..... 9**
- 5. INTERRUPT GENERATED DURING HOT SWAP REMOVAL..... 10**
- 6. VME64X KEYING AND ALIGNMENT PIN ..... 10**
- APPENDIX A PCB JUMPERS ..... 11**
- APPENDIX B CARRIER BOARD CONFIGURATION ROM ..... 12**
- APPENDIX C ID PROM REGISTERS (GREENSPRING FORMAT)..... 13**
- PRODUCT SPECIFICATIONS ..... 14**
- VME64X PIN ASSIGNMENT ..... 15**



## 1. PRODUCT DESCRIPTION

The VICB 8002 is a 6U (double height) VME board constructed to the VME64x standard, with EMC front panel, injector/ejector handles, guide pin and slot keying, static discharge protection, hot swap capability, blue power up LED, geographical addressing or jumpers, 5-row P1 and P2 connectors and 5-row P0 connector.

The module features hot-swap capability with auto power up and host interaction. An on-board FPGA allows full mapping of the I-P board memory, I/O and ID space.

The VME interface supports short I/O access A16:D32:D16:D8(EO), standard I/O access A24:D32:D16:D8(EO) and extended memory access A32:D32:D16:D8(EO).

Four Industry Pack sites are available and can accept 4 single-size Industry packs.

The carrier board supports the 8MHz and 32MHz IP interfaces.

The VMEbus interrupt levels IRQ1 to IRQ7 can be selected and enabled by writing to an on board register.

The interrupt release mechanism can be either release-on-acknowledge (ROAK) or release-on-register-access (RORA).

The base address of extended memory can be set by register or by geographical addressing lines. The size of the IP memory can be set at 1MB, 2MB, 4MB or 8MB per site.

The interrupts int 0 and int 1 of all Industry Pack can be enabled on an individual basis.

Four front panel mounted LEDs flash to visually confirm completed IP access cycles to individual slots.

There is a TTL input on the front panel which allows connection to any or all of the IP card Strobe lines.

The carrier board has some thickened I/O tracks to allow the IP boards to be powered externally to give full isolation.

All I/O is via the VME backplane P0 and P2 connectors as specified in the VME64 extensions specification. The signals connect to the industry pack sites according to the VME64x Greenspring pinout for IP module carriers.

Hytec has a number of rear-mounted transition card with high-density 50-way [SCSI2] connectors which can accept all I/O signals and provide any necessary signal conditioning.



## 1.1 Key Features

- VME64 extensions / Industry Pack Carrier Board
- VME64x rear panel I/O
- Full EMC shielding and insertion/extraction handles
- Fully Hot-Swap capable with auto power-up and host interaction
- 6U (double height) VME base card
- User selectable VME interrupt level
- Geographical addressing
- Front panel TTL input to IP cards via Strobe lines
- Thickened I/O lines to allow externally power supply to IPs
- VME 64x Configuration ROM
- On-board clock generation
- VME64x guide pin and slot keying
- 3.3V supply to P2 connector (Issue 3 PCB)
- 5V supply to P2 connector (Issue 3 PCB)
- 8MHz or 32MHz IP interface
- Interrupt release settable ROAK or RORA.
- Interrupt can be generated during hotswap removal when extractor handles opened



## 2. USE OF THE VME DATA BUS AND MEMORY ACCESS

### 2.1 VME Addressing

The module uses A16/D32/D16/D8 (EO) (Even and Odd byte) or A24/D32/D16/D8 (EO) for accesses to the IP I/O, IP ID and Carrier board Configuration Registers.

The base address of the carrier board configuration registers is determined either by PCB jumper settings (J6 to J10) or by geographical addressing lines GA0 to GA4.

The PCB jumpers are used only where geographical addressing is not available and will not override the GA lines.

Address	Offset	Range	Assignment	Size
I/O Base+	0x0000	0x0000 0x007F	IP A I/O Space	128 Bytes
I/O Base+	0x0080	0x0080 0x00FF	IP A ID Space	128 Bytes
I/O Base+	0x0100	0x0100 0x017F	IP B I/O Space	128 Bytes
I/O Base+	0x0180	0x0180 0x01FF	IP B ID Space	128 Bytes
I/O Base+	0x0200	0x0200 0x027F	IP C I/O Space	128 Bytes
I/O Base+	0x0280	0x0280 0x02FF	IP C ID Space	128 Bytes
I/O Base+	0x0300	0x0300 0x037F	IP D I/O Space	128 Bytes
I/O Base+	0x0380	0x0380 0x03FF	IP D ID Space	128 Bytes
I/O Base+	0x0400	0x0400 0x047F	Carrier on board registers	128 Bytes
I/O Base+	0x0480	0x0480 0x04FF	Green Springs Type I ID	128 Bytes
I/O Base+	0x0600	0x0600 0x07FF	VME64x configuration ROM (See <b>appendix B</b> )	512 Bytes

8002 A16 and A24 address Map

#### 2.1.1 Short Addressing (A16 AM29h and 2Dh)

In Short address mode the geographical addressing lines equate to the address lines GA0=A11 to GA4=A15 and the jumper address setting J6=A11 to J10=A15.

A11 - A15 is the module address determined by the setting of the relevant PCB jumpers or geographical address lines

##### Address modifiers

IP I/O, IP ID and Carrier board Configuration Registers:

AM29 Short (A16) non-privilege

AM2D Short (A16) supervisory



### 2.1.2 Standard Addressing (A24 AM39h and 3Dh)

The A24 base address is determined either by PCB jumper settings J6=A19 to J10=A23 or by geographical addressing lines GA0 =A19 to GA4=A23.

IP I/O, IP ID and Carrier board Configuration Registers:

AM39 Standard (A24) non-privilege

AM3D Standard (A24) supervisory

### 2.1.3 Carrier board Configuration ROM (A24 AM2Fh)

See **appendix B** for the contents of the configuration ROM.

#### Address modifiers

AM2F Configuration ROM/Control & Status Registers.

## 2.2 Memory Access

The module uses A32/D16/D8 (EO) (Even and Odd byte) for accesses to the IP memory.

The base address of the memory can be set by either the Geographical address lines/jumpers or by using the Memory Offset Register. Writing a 1 to bit 6 of the CSR CB (base+8h) selects the Memory Offset Register to set the base address

Using the Memory Offset Register to store the base address allows the address lines A22 to A31 to be used to set the base address.

Geographical addressing uses the lines GA0=A22 to GA4=A26.

First need to select whether Geographical address lines or the Memory Offset register are to define the extended memory start address. This is selected using MEM MODE (bit 6) of the CSR CB register.

MEM MODE (bit 6 CSR )	Memory Addressing Mode
0	Geographical address lines
1	Memory Offset register

Bit 6 CSR CB setting the memory address mode

### 2.2.1 IP Memory Size

Some controllers have a limited memory range so to take account of this when using geographical and register addressing the memory size allocated to each IP card can be controlled:-

CSR CB		IP Memory Size	Address Lines	
IPMS1 (bit 8)	IPMS0 (bit 7)		Geographical Addressing	Memory Offset Reg
0	0	1MB	A22-A26	A22-A31
0	1	2MB	A23-A26	A23-A31
1	0	4MB	N/A	A24-A31
1	1	8MB	A27-A31	A25-A31

*Here the GA address is shifted up one. This only allows 16 slots to be used with geographical Addressing*



## 2.2.2 Carrier Board Memory Map

Address	Memory Range				Memory Assignment
	1MB	2MB	4MB	8MB	
Memory Base +	0x000000 0x0FFFFFFF	0x000000 0x1FFFFFFF	0x000000 0x3FFFFFFF	0x000000 0x7FFFFFFF	IP A
Memory Base +	0x100000 0x1FFFFFFF	0x200000 0x3FFFFFFF	0x400000 0x7FFFFFFF	0x800000 0xFFFFFFFF	IP B
Memory Base +	0x200000 0x2FFFFFFF	0x400000 0x5FFFFFFF	0x800000 0xBFFFFFFF	0x1000000 0x17FFFFFFF	IP C
Memory Base +	0x300000 0x3FFFFFFF	0x600000 0x6FFFFFFF	0xC00000 0xFFFFFFFF	0x1800000 0x1FFFFFFF	IP D

### Address Modifiers

Memory: AM09 or AM0D (extended non-priv. or supervisory)

## 3. ON BOARD FEATURES

The configuration and control of the 8002 module is via registers:

Base	Offset	Register	Description
Base +	0x400	IP Status	Allows state of IP ints and error flags to be monitored
Base +	0x404	Memory Offset	Sets base address of memory
Base +	0x408	Control & Status Register CB	Set up of VME part of 8002
Base +	0x40C	IP Interrupt Select	Selects IP interrupts to be used

8002 On-Board Registers

### 3.1 IP Status Register (Read Only)

Address: Read = Base + 00

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
				ERR D	ERR C	ERR B	ERR A	INT REQ D1	INT REQ C1	INT REQ B1	INT REQ A1	INT REQ D0	INT REQ C0	INT REQ B0	INT REQ A0

### 3.2 Memory Offset (Read/Write)

Address: Read = Base + 04, Write = Base + 04

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
A31	A30	A29	A28	A27	A26	A25	A24	A23	A22	x	x	x	x	x	x

X= don't care



### 3.3 Control & Status Register Carrier Board (CSR CB)

**Control** (Write)

Address: Base + 08

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
NU	NU	SWINT 2	SWINT 1	SWINT 0	POFF INT	INT RELS	IPMS 1	IPMS 0	MEM MODE	IPCLK SEL	INTSEL 2	INTSEL 1	INTSEL 0	INTEN	Rst

**Status** (Read)

Address: Base + 08

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
NU	NU	0	0	0	0	INT RELS	IPMS 1	IPMS 0	BADD SEL	IPCLK SEL	INTSEL 2	INTSEL 1	INTSEL 0	INTEN	Rst

- Rst** Clears status register to zero when written as a '1'.
- INTEN** Enable interrupt from carrier board to VMEbus backplane (Cleared if INT RELS = '1').
- INTSELO** Select VME interrupt level.
- INTSEL1** Select VME interrupt level. (See section 4).
- INTSEL2** Select VME interrupt level.
- IPCLKSEL** Select 8MHz IP clock =0 or 32MHz clock =1.
- BADDSEL** Select memory base address to be defined by geographical address lines=0 or by Memory offset vector register=1.
- IPMS0** Set IP memory size.
- IPMS1** Set IP memory size. (See section 2.2)
- INT RELS** Interrupt release RORA=0 and ROAK = 1 (see section 4)
- POFF INT** When set to '1' an interrupt is generated during hot swap removal of unit when extractor handles opened (see section 5).
- SWSEL0** Select VME interrupt level during hot swap removal (see section 5).
- SWSEL1** Select VME interrupt level during hot swap removal (see section 5).
- SWSEL2** Select VME interrupt level during hot swap removal (see section 5).

### 3.4 IP Interrupt Select Register (Read/Write)

Address: Base + 0C

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
NU	NU	NU	NU	NU	NU	NU	NU	IPINT D1	IPINT C1	IPINT B1	IPINT A1	IPINT D0	IPINT C0	IPINT B0	IPINT A0

This selects which IP interrupt lines will be enabled.

'1' = corresponding IP card interrupt enabled.

### 3.5 Hot Swap Removal IRQ Vector Register (Read/Write)

Address: Base + 10

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
V15	V14	V13	V12	V11	V10	V09	V08	V07	V06	V05	V04	V03	V02	V01	V00





### 3.6 VME System and Board Resets

#### 3.6.1 A VME system reset will clear the following registers:

- CSR CB
- Memory Offset Register
- IP Interrupt Select register

#### 3.6.2 A board reset generated from the CSR CB bit 0 will clear the following registers:

- CSR CB
- IP Interrupt Select register

## 4. INTERRUPT SETTINGS

The interrupt level generated by the carrier board is set using the CSR CB register INTSEL0 (bit 2), INTSEL1 (bit 3) INTSEL2 (bit 4).

Interrupt Level	INTSEL 2	INTSEL 1	INTSEL 0
None	0	0	0
IRQ 1	0	0	1
IRQ 2	0	1	0
IRQ 3	0	1	1
IRQ 4	1	0	0
IRQ 5	1	0	1
IRQ 6	1	1	0
IRQ 7	1	1	1

Interrupt Level Select

The IP Interrupt Select register allows the user to enable only the IP interrupts required and mask of the rest. To select an IP interrupt write a '1' to the appropriate bit of the register see **section 3.4** above.

The interrupt vector is held on the individual IP cards.

To enable VME interrupts from the carrier board to the VMEbus backplane set bit 1 of the CSR CB to '1'. Writing a '0' to this register disables the interrupts.

The VME interrupt is released by clearing the interrupt enable bit INTEN (bit 1) in the CSR on acknowledge if bit 9 set to '1' in CSR. If bit 9 set to '0' in the CSR the interrupt is released when the interrupt service routine clears the interrupt enable bit in the CSR (bit 1 INTEN).

The IP interrupts are prioritised in the 8002 where IP A has the highest and IP D the lowest.

Each IP card can be loaded with a separate IP vector, then when an interrupt occurs the controller will be given the interrupt vector of the IP card which caused the interrupt.

If all four card interrupt at the same time then IP A will be serviced first then IP B then IP C and finally IP D.

Reading the IP Status register of the 8002 at base + 00 (READ ONLY) shows which IP cards have interrupts pending.



## 5. INTERRUPT GENERATED DURING HOT SWAP REMOVAL

An interrupt is generated during hot swap removal of unit when extractor handles opened.

The interrupt level generated by the carrier board during hot swap removal of unit is set using the CSR CB register SWINT 0 (bit 11), SWINT 1 (bit 12) SWINT 2 (bit 13).

Interrupt Level	SWINT 2	SWINT 1	SWINT 0
None	0	0	0
IRQ 1	0	0	1
IRQ 2	0	1	0
IRQ 3	0	1	1
IRQ 4	1	0	0
IRQ 5	1	0	1
IRQ 6	1	1	0
IRQ 7	1	1	1

Interrupt Level Select

To enable VME interrupts from the carrier board to the VMEbus backplane during hot swap removal set bit 10 of the CSR CB to '1'. Writing a '0' to this register disables the interrupt during hot swap removal. The VME interrupt during hot swap removal is released on acknowledge.

## 6. VME64X KEYING AND ALIGNMENT PIN

The keying mechanism provides for three key holes on top and three keying holes on the bottom of each board and subrack slot. Each key hole can be keyed with a "No Key" or a keying peg in one of four positions. With three key holes top and bottom the scheme provides a total of 15,625 keying combinations.



## **APPENDIX A    PCB JUMPERS**

### **Hytec IP Board**

J2            Must be IN Factory set.

J4            Supplies 5V to pins P2A 32 and P2C 32 (Delivered Not selected).

J6 – J10    Base address use only when geographical address not present. Make according to required A15-A11 base address

J12           Must be IN Factory set.

**APPENDIX B Carrier Board Configuration ROM**

Address Offset	Value	Definition
0x03	C1	Check Sum
0x07	00	Length of ID ROM MSB
0x0B	02	Length of ID ROM
0x0F	00	Length of ID ROM LSB
<b>Configuration ROM data access width</b>		
0x13	0x83	
<b>CSR data access width</b>		
0x17	0x83	
<b>CSR space Specification ID</b>		
0x1B	0x02	VME64x-1997
<b>Identify a Valid CR</b>		
0x1F	0x43	'C'
0x23	0x52	'R'
<b>Manufacturer's ID</b>		
0x27	0x00	
0x2B	0x80	
0x2F	0x03	
<b>Board ID</b>		
0x33	0x80	
0x37	0x02	
0x3B	0x00	
0x3F	0x00	
<b>Revision ID</b>		
0x43	0x03	PCB issue
0x47	0x03	Xilinx version (same as PCB issue)
0x4B	0x00	Xilinx revision nos
0x4F	0x06	Xilinx revision nos
<b>ASCII string null terminated or 0x000000</b>		
0x53	0x00	
0x57	0x00	
0x5B	0x00	
<b>Reserved for future use</b>		
0x5F to 0x7B		
<b>Program ID code</b>		
0x7F	0x01	No program, ID ROM only
<b>Start of user defined area</b>		
0x80		
<b>Board Serial Number</b>		
0xCB, 0xCF, 0xD3	0x	BEG_SN MSB
0xD7, 0xDB, 0xDF	0x	END_SN LSB
<b>AM code mask</b>		
0x123 .. 0x13F	0x2200220000002200	AM codes 3D,39,2D,29 ,D,9

Reading the Configuration ROM using A16 (AM29h and AM2Dh) and A24 (AM39h and AM3Dh) the address is VME address 600h + Configuration ROM offset.



## APPENDIX C ID PROM Registers (GreenSpring Format)

Address Offset	Value	Definition
0x481	0x49	ASCII "I"
0x483	0x50	ASCII "P"
0x485	0x41	ASCII "A"
0x487	0x43	ASCII "H"
0x489	0x80	Manufacturer's ID
0x48B	0x82	Model Number
0x48D	0x0X	Revision
0x48F	0x00	Reserved
0x491	0x00	Driver ID, low byte
0x493	0x00	Driver ID, high byte
0x495	0x0C	No of bytes used
0x487		CRC

The low four bytes contain the ASCII text "IPAH" this signifies that the 8002 carrier board supports the 8MHz and 32MHz IP interfaces.

### NOTE

In previous version of the 8002 firmware the ASCII text was "IPAC" denoting that the carrier board supported only 8MHz IP interfaces.



## PRODUCT SPECIFICATIONS

### Power Requirements

+5V @ 600mA typical

+12V @ 30mA

-12V @ 30mA

+3.3V @ approx 10mA

Additional power maybe consumed by Industry Packs.

### Operating Temperature Range

0 to +45 deg Celsius ambient.

### Mechanical

6U single width VME module with access to 5 row P0, P1 and P2 connectors.

### IP Memory Mapping

VME Access A32:D16:D8(EO) AM Codes: 09h and 0Dh.

### IP I/O Mapping

VME Access A16:D16:D8(EO) AM Codes: 29h and 2Dh.

VME Access A24:D16:D8(EO) AM Codes: 39h and 3Dh.

### Front Panel Indicators and Inputs

<b>'VME'</b>	LED (green)	illuminates for a minimum of 100msecs whenever the module is accessed via the VME bus.
<b>'Not Configured'</b>	LED (blue)	indicates the state of the VME module during hot swap operation.
<b>IP ACK</b>	LED's (red)	indicate when an IP card has sent an ACK .

### Front Panel Inputs

**Inhibit** Single TTL. This input has a 10K pull-up resister to 5Volt supply.  
Connector type: 0302

**VME64X PIN ASSIGNMENT**

ROW A	SIG	ROW B	SIG	ROW C	SIG	ROW D	SIG	ROW E	SIG	ROW F	SIG
P0.A01	IOD01	P0.B01	IOD02	P0.C01	IOD03	P0.DO1	IOD04	P0.E01	IOD05	P0.F01	GND
P0.A02	IOD06	P0.B02	IOD07	P0.C02	IOD08	P0.D02	IOD09	P0.E02	IOD10	P0.F02	GND
P0.A03	IOD11	P0.B03	IOD12	P0.C03	IOD13	P0.D03	IOD14	P0.E03	IOD15	P0.F03	GND
P0.A04	IOD16	P0.B04	IOD17	P0.C04	IOD18	P0.D04	IOD19	P0.E04	IOD20	P0.F04	GND
P0.A05	IOD21	P0.B05	IOD22	P0.C05	IOD23	P0.D05	IOD24	P0.E05	IOD25	P0.F05	GND
P0.A06	IOD26	P0.B06	IOD27	P0.C06	IOD28	P0.D06	IOD29	P0.E06	IOD30	P0.F06	GND
P0.A07	IOD31	P0.B07	IOD32	P0.C07	IOD33	P0.D07	IOD34	P0.E07	IOD35	P0.F07	GND
P0.A08	IOD36	P0.B08	IOD37	P0.C08	IOD38	P0.D08	IOD39	P0.E08	IOD40	P0.F08	GND
P0.A09	IOD41	P0.B09	IOD42	P0.C09	IOD43	P0.D09	IOD44	P0.E09	IOD45	P0.F09	GND
P0.A10	IOD46	P0.B10	IOD47	P0.C10	IOD48	P0.D10	IOD49	P0.E10	IOD50	P0.F10	GND
P0.A11	IOC01	P0.B11	IOC02	P0.C11	IOC03	P0.D11	IOC04	P0.E11	IOC05	P0.F11	GND
P0.A12	IOC06	P0.B12	IOC07	P0.C12	IOC08	P0.D12	IOC09	P0.E12	IOC10	P0.F12	GND
P0.A13	IOC11	P0.B13	IOC12	P0.C13	IOC13	P0.D13	IOC14	P0.E13	IOC15	P0.F13	GND
P0.A14	IOC16	P0.B14	IOC17	P0.C14	IOC18	P0.D14	IOC19	P0.E14	IOC20	P0.F14	GND
P0.A15	IOC21	P0.B15	IOC22	P0.C15	IOC23	P0.D15	IOC24	P0.E15	IOC25	P0.F15	GND
P0.A16	IOC26	P0.B16	IOC27	P0.C16	IOC28	P0.D16	IOC29	P0.E16	IOC30	P0.F16	GND
P0.A17	IOC31	P0.B17	IOC32	P0.C17	IOC33	P0.D17	IOC34	P0.E17	IOC35	P0.F17	GND
P0.A18	IOC36	P0.B18	IOC37	P0.C18	IOC38	P0.D18	IOC39	P0.E18	IOC40	P0.F18	GND
P0.A19	IOC41	P0.B19	IOC42	P0.C19	IOC43	P0.D19	IOC44	P0.E19	IOC45	P0.F19	GND

**P0 pin assignment**


PI ROW A	SIGNAL	PI ROW B	SIGNAL	PI ROW C	SIGNAL	PI ROW D	SIGNAL	PI ROW Z	SIGNAL
PI.A01	D00	PI.B01	N/C	PI.C01	D08	PI.D01	N/C	PI.Z01	N/C
PI.A02	D01	PI.B02	N/C	PI.C02	D09	PI.D02	N/C	PI.Z02	GND
PI.A03	D02	PI.B03	N/C	PI.C03	D10	PI.D03	N/C	PI.Z03	N/C
PI.A04	D03	PI.B04	BG0IN*	PI.C04	D11	PI.D04	N/C	PI.Z04	GND
PI.A05	D04	PI.B05	BG0OUT*	PI.C05	D12	PI.D05	N/C	PI.Z05	N/C
PI.A06	D05	PI.B06	BG1IN*	PI.C06	D13	PI.D06	N/C	PI.Z06	GND
PI.A07	D06	PI.B07	BG1OUT*	PI.C07	D14	PI.D07	N/C	PI.Z07	N/C
PI.A08	D07	PI.B08	BG2IN*	PI.C08	D15	PI.D08	N/C	PI.Z08	GND
PI.A09	GND	PI.B09	BG2OUT*	PI.C09	GND	PI.D09	N/C	PI.Z09	N/C
PI.A10	N/C	PI.B10	BG3IN*	PI.C10	N/C	PI.D10	N/C	PI.Z10	GND
PI.A11	GND	PI.B11	BG3OUT*	PI.C11	BERR*	PI.D11	N/C	PI.Z11	N/C
PI.A12	DS1*	PI.B12	N/C	PI.C12	RESET	PI.D12	+3.3V	PI.Z12	GND
PI.A13	DS0*	PI.B13	N/C	PI.C13	LWORD*	PI.D13	N/C	PI.Z13	N/C
PI.A14	WRITE	PI.B14	N/C	PI.C14	AM5	PI.D14	+3.3V	PI.Z14	GND
PI.A15	GND	PI.B15	N/C	PI.C15	A23	PI.D15	N/C	PI.Z15	N/C
PI.A16	DTACK*	PI.B16	AM0	PI.C16	A22	PI.D16	+3.3V	PI.Z16	GND
PI.A17	GND	PI.B17	AM1	PI.C17	A21	PI.D17	N/C	PI.Z17	N/C
PI.A18	AS	PI.B18	AM2	PI.C18	A20	PI.D18	+3.3V	PI.Z18	GND
PI.A19	GND	PI.B19	AM3	PI.C19	A19	PI.D19	N/C	PI.Z19	N/C
PI.A20	IACK	PI.B20	GND	PI.C20	A18	PI.D20	+3.3V	PI.Z20	GND
PI.A21	IACKIN*	PI.B21	N/C	PI.C21	A17	PI.D21	N/C	PI.Z21	N/C
PI.A22	IACKOUT	PI.B22	N/C	PI.C22	A16	PI.D22	+3.3V	PI.Z22	GND
PI.A23	AM4	PI.B23	GND	PI.C23	A15	PI.D23	N/C	PI.Z23	N/C
PI.A24	A07	PI.B24	IRQ7*	PI.C24	A14	PI.D24	+3.3V	PI.Z24	GND
PI.A25	A06	PI.B25	IRQ6*	PI.C25	A13	PI.D25	N/C	PI.Z25	N/C
PI.A26	A05	PI.B26	IRQ5*	PI.C26	A12	PI.D26	+3.3V	PI.Z26	GND
PI.A27	A04	PI.B27	IRQ4*	PI.C27	A11	PI.D27	N/C	PI.Z27	N/C
PI.A28	A03	PI.B28	IRQ3*	PI.C28	A10	PI.D28	+3.3V	PI.Z28	GND
PI.A29	A02	PI.B29	IRQ2*	PI.C29	A09	PI.D29	N/C	PI.Z29	N/C
PI.A30	A01	PI.B30	IRQ1*	PI.C30	A08	PI.D30	+3.3V	PI.Z30	GND
PI.A31	-12V	PI.B31	N/C	PI.C31	+12V	PI.D31	N/C	PI.Z31	N/C
PI.A32	+5V	PI.B32	+5V	PI.C32	+5V	PI.D32	+5V	PI.Z32	GND

**P1 Pin Assignment**



ROWA	SIG	ROWB	SIG	ROWC	SIG	ROWD	SIG	ROWZ	SIG
P2.A01	IOB41	P2.B01	+5V	P2.C01	IOB42	P2.D01	IOC47	P2.Z01	IOC46
P2.A02	IOB43	P2.B02	GND	P2.C02	IOB44	P2.D02	IOC48	P2.Z02	GND
P2.A03	IOB45	P2.B03	N/C	P2.C03	IOB46	P2.D03	IOC50	P2.Z03	IOC49
P2.A04	IOB47	P2.B04	A24	P2.C04	IOB48	P2.D04	IOB01	P2.Z04	GND
P2.A05	IOB49	P2.B05	A25	P2.C05	IOB50	P2.D05	IOB03	P2.Z05	IOB02
P2.A06	IOA01	P2.B06	A26	P2.C06	IOA02	P2.D06	IOB04	P2.Z06	GND
P2.A07	IOA03	P2.B07	A27	P2.C07	IOA04	P2.D07	IOB06	P2.Z07	IOB05
P2.A08	IOA05	P2.B08	A28	P2.C08	IOA06	P2.D08	IOB07	P2.Z08	GND
P2.A09	IOA07	P2.B09	A29	P2.C09	IOA08	P2.D09	IOB09	P2.Z09	IOB08
P2.A10	IOA09	P2.B10	A30	P2.C10	IOA10	P2.D10	IOB10	P2.Z10	GND
P2.A11	IOA11	P2.B11	A31	P2.C11	IOA12	P2.D11	IOB12	P2.Z11	IOB11
P2.A12	IOA13	P2.B12	GND	P2.C12	IOA14	P2.D12	IOB13	P2.Z12	GND
P2.A13	IOA15	P2.B13	+5V	P2.C13	IOA16	P2.D13	IOB15	P2.Z13	IOB14
P2.A14	IOA17	P2.B14	N/C	P2.C14	IOA18	P2.D14	IOB16	P2.Z14	GND
P2.A15	IOA19	P2.B15	N/C	P2.C15	IOA20	P2.D15	IOB18	P2.Z15	IOB17
P2.A16	IOA21	P2.B16	N/C	P2.C16	IOA22	P2.D16	IOB19	P2.Z16	GND
P2.A17	IOA23	P2.B17	N/C	P2.C17	IOA24	P2.D17	IOB21	P2.Z17	IOB20
P2.A18	IOA25	P2.B18	N/C	P2.C18	IOA26	P2.D18	IOB22	P2.Z18	GND
P2.A19	IOA27	P2.B19	N/C	P2.C19	IOA28	P2.D19	IOB24	P2.Z19	IOB23
P2.A20	IOA29	P2.B20	N/C	P2.C20	IOA30	P2.D20	IOB25	P2.Z20	GND
P2.A21	IOA31	P2.B21	N/C	P2.C21	IOA32	P2.D21	IOB27	P2.Z21	IOB26
P2.A22	IOA33	P2.B22	GND	P2.C22	IOA34	P2.D22	IOB28	P2.Z22	GND
P2.A23	IOA35	P2.B23	N/C	P2.C23	IOA36	P2.D23	IOB30	P2.Z23	IOB29
P2.A24	IOA37	P2.B24	N/C	P2.C24	IOA38	P2.D24	IOB31	P2.Z24	GND
P2.A25	IOA39	P2.B25	N/C	P2.C25	IOA40	P2.D25	IOB33	P2.Z25	IOB32
P2.A26	IOA41	P2.B26	N/C	P2.C26	IOA42	P2.D26	IOB34	P2.Z26	GND
P2.A27	IOA43	P2.B27	N/C	P2.C27	IOA44	P2.D27	IOB36	P2.Z27	IOB35
P2.A28	IOA45	P2.B28	N/C	P2.C28	IOA46	P2.D28	IOB37	P2.Z28	GND
P2.A29	IOA47	P2.B29	N/C	P2.C29	IOA48	P2.D29	IOB39	P2.Z29	IOB38
P2.A30	IOA49	P2.B30	N/C	P2.C30	IOA50	P2.D30	IOB40	P2.Z30	GND
P2.A31	+3.3V	P2.B31	GND	P2.C31	+3.3V	P2.D31	N/C	P2.Z31	+3.3V
P2.A32	+5V	P2.B32	Out+5V	P2.C32	Out+5V	P2.D32	+5V	P2.Z32	GND

### P2 pin assignment

 Denotes pins with thickened tracks which can be used for power inputs

#### Note:

Out+5V is provided by the 8002 board and can be put on to the pins by setting jumper J4.