


Activities supporting ILC at LBNL

- ◆ Leverage R&D in other areas to support LC
 - ◆ *CMOS Active Pixels*
 - ◆ *Column Parallel CCDs*
- ◆ APS
 - ◆ *Plans*
- ◆ CCDs



Simple Test Chip

- ◆ AMS 0.35 μm OPTO process
*Thicker epi
lower leakage:*
 $\text{CMOS } 10,000 \text{ pA/cm}^2$
 $\text{OPTO } 45 \text{ pA/cm}^2$
- ◆ 1st MOSIS run (some "issues")
- ◆ Analog outputs only
- ◆ Just arrived...




Next steps

- ◆ Have APS with on-chip ADC and in-pixel CDS for electron microscopy (described tomorrow)
 - ◆ *10-bit Wilkinson on 19 μm pitch in 0.25 μm TSMC*
 - ◆ *4-5 bit Wilkinson marginal (speed) for LC*
- ◆ Develop 4-5 bit pipelined ADC
 - ◆ *Based on SNAP design*
 - ◆ *Prototype in 0.35 μm AMS OPTO or 0.18 μm AMS OPTO (if available)*





Pipelined ADC



- ◆ Sub ranging architecture: Each stage determines one bit.
- ◆ The first stage residue is digitized by a $(N-1)$ bit ADC and so on...
- ◆ Digitization rate = ADC clock frequency
- ◆ Latency = Digitization rate x number of bits / 2





1-Bit Cell



From J-P Walder



Limitation of the 1-Bit Cell





Missing codes due to comparator offset for example

Loss of information when the larger residues saturate the next stage. It could come from charge injection, capacitance mismatch or comparator offset.


Errors can be corrected by digital correction if the conversion range of the next stage is increased to handle the larger residues.

From J-P Walder


1.5-Bit Cell



1.5-Bit Cell Implementation



Sampling Phase




Input signal sampled on $4C$

From J-P Walder



Amplification Phase



From J-P Walder




Advantage of On-Chip Pipelined ADC

- ◆ Precision
 - ◆ *Fixed by capacitor mismatch: higher precision \Rightarrow bigger capacitors (space).*
 - ◆ *LC needs low precision (~ 4 bits) \Rightarrow small size (targeting $20 \mu m$ layout pitch)*
- ◆ Speed
 - ◆ *Pipelined architecture means that **each stage** runs at f_{ADC}*
 - ◆ *Low precision $\Rightarrow f_{ADC} \geq 50$ MHz feasible*
- ◆ Power
 - ◆ *(Most) of the current is to slew the caps to the required precision within τ_{ADC}*
 - ◆ *Low precision \Rightarrow low power (~ 1 mW or less)*



Also have activities on high-speed CCD





- ◆ Driven mostly by synchrotron radiation needs
- ◆ Makes use of LBL thick CCD
 - ◆ *Used in astrophysics*
- ◆ Leverages readout development for SNAP/JDEM
- ◆ Initial goal – 1 Mpix/s at ≥ 14 bits dynamic range, 100-200 fps




CCDs for Synchrotron Applications

1. high speed (optical) photon readout
2. x-ray detection in thick CCDs


5 μm slit in (partially transparent) steel target



Cu K_α (8.0 keV) and
 K_β (8.9 keV) lines




(almost) Column-Parallel CCDs




- ◆ parallelism \Rightarrow factor of 100+ speed increase
- ◆ “almost” allows wire (rather than bump) bonding
- ◆ large dynamic range

- ◆ Uses LBNL CCD technology
- ◆ Based on IC developed by LBNL for SNAP readout

(Almost) Column Parallel CCD



SNAP Pipeline ADC



- ◆ 16-bit multi-slope front-end
 - ◆ $2 e^-$ noise at 100 kHz
- ◆ 13-bit pipelined ADC
 - ◆ $INL < +/- 1.5 \text{ LSB}$
 - ◆ $DNL < +/- 0.5 \text{ LSB}$
- ◆ 10 mW/channel
- ◆ Space qualified
- ◆ 4 channels/chip

Currently making 16-channel version
1 MHz rate, 300 μm bonding pitch

Summary

- ◆ Relatively recent start on APS
 - ◆ *On-going developments*
 - ◆ *Pipelined ADC*
- ◆ CCDs
 - ◆ *(a) CPCCD for wide dynamic range*
 - ◆ *possibly at low-precision, high-speed CPCCDs for certain synchrotron experiments (might be good match for LC)*

