CERN Beam Test of Silicon-Tungsten Calorimeter Test Module

Shinwoo Nam (Ewha Womans University)

Content: Silicon Sensor, Calorimeter Test Module, Beam Test and Data Plots

On behalf of *Ewha Womans University*: S.J. Baek, H.J. Hyun, S. Nam, I.H. Park, J. Yang *Korea University*: J.S. Kang, S.K. Park, J.H. Choi *Kyungpook National University*: Y.D. Oh, K.H. Han, D.H. Kim, J.S. Seo, U.C. Yang *Sungkyunkwan University*: I.T. Yu, Y.P. Yu *Yonsei University*: B.S. Jang, S.H. Jeong, J.H. Kang, Y.J. Kwon

Silicon Sensor (Pixellated PIN Diode)



•Fabricated on 380um 5' wafer

- •A Sensor Size : 6.52*5.82 cm² (including 3 guard rings)
- •Pixel array : 4*4 matrix

1.55 * 1.37 cm² each

- DC coupled
- •Full depletion voltage : 90V
- •Leakage current level : about 3 nA per pixel at full depletion voltage



3 Guard Rings

Process of Silicon Fab, Sawing, Bonding



Capacitance Measurement



Full depletion voltage for 5kOhm wafer sensor: about 85-90V Applied 100V because of variation in the thickness and resistivity of wafers

Leakage Current Measurement



~3nA per pixcel at full depletion voltage !

Close to 90% yield with quality cut of 20nA/pixel at 100V !

S/N Ratio Measurement with Sr-90 source

(use of single channel very low noise preamp)



Frontend Readout with CR1.4 chip



- •Developed for the Pamela Experiment
- •16 channels of charge inputs (integrating the charge pulses -> DC levels)
- •Gain: 1mV/fC
- Dynamic Range: to 4000 MIPs
 - •up to 150 pF capacitance with leakage currents as high as 100 nA. It measures charge from 2.2 fC to 9 pC.
- •Noise ~ 5000 e
- Power: 0.3 mW/ch
- •The outputs of the T/H circuits are multiplexed to a common output buffer that is capable of driving a load of 1k and 100 pF.
- •The output of the chip swings from -3V to 4V

CR1.4 chip handles a 16-ch Si sensor

PCB Ladder Prototype

Gain Linearity Test Using charge calibration Function of chip

Digital Electronics : ADC, Contorl, Power Board





Integration Test of Electronics and DAQ



Tungsten and Mechanics



Thickness of an Assembled Layer





Ba e

Frontend readout boards

Digital and Control Boards

0

STREET, STREET, STREET, ST

(

Beam Direction

Summary of Our Test Module

Geometry

- Total 20 layers = 20X with uniform layer thickness
- Shower sampling at 19 layers with 2 sensors each layer.
- 1mm gap between sensors

Effective R_M :~ 45mm

Aligned beam center to the center of a sensor

from volume ration of material

 $\rho_M = E_s \frac{X_0}{E_c} \qquad \frac{1}{X_0} = \sum_i \frac{V_i}{X_i}$

-> insufficient transverse shower containment





No action taken for cooling the frontend. Temperature level during test ~35 to 40 deg

Geant4 Simulation



CERN Beam Test



Beam Test : CERN SPS H2 beam line for a week till Sep. 7 2004 Beam cycle 18.0 sec with 4.8 sec spill time beam line focus & existing trigger scintillators give beam spread of ~1 cm diameter Beam focus worse in muon beam

Steps of Beam Test

- 1. Tune trigger time delay
- 2. Align detector by using movable table under the our detector
- 3. MIP calibration of all channels (using hadron beam (less spread) after removing all tungstens)
- 4. Data Run

(electron 150,100,80,50,30,20,10 GeV hadron 150 GeV muon 150 GeV)

random trigger mixed in the runs for pedestal monitor

Channel Scan for MIP calibration





Detector Response to Different e⁻ Energy Shower



Calorimeter Calibration



Energy Resolution



- Geant4 simulation of this setup taking into account only shower leakage gives 18%/√E.
- The effect of bad channels, gain calibration, and beam spread are not included here.
- Working on further analysis

Summary and Remarks

- We have an experience on successful design and production of Si Pixel sensors
 - shows the yield close to 90% and better than the expectation
 - excellent Si sensors, typically I_d =10nA/cm²
- Si-W Test Module for LC was built and exposed to the CERN beams '2004
 - Preliminary result 28%/ \sqrt{E} , (MC 18%/ \sqrt{E} without taking into account of
 - Noisy channels (~10%)
 - ADC unstable(~10%)
 - Deal channels (~2%)
 - Gain calibration
 - Beam spread
- The cost of Silicon is down to \$5/cm², hope to down to less than \$2/cm²
- Prototype-II design with thinner layers and AC-coupled sensors is in progress