


# Front-End and Readout Electronics for Silicon Trackers at the ILC

Jean-Francois Genat

LPNHE Paris

On behalf of

Jean-Francois Genat, Thanh Hung Pham, Herve Lebbolo, Marc Dhellot  
and Aurore Savoy Navarro




## Summary

Silicon Tracker	a few 100m <sup>2</sup> , a few 10 <sup>6</sup> strips
Asynchronous events	~ 1 ms
Data taking/pre-processing	~ 200 ms
Occupancy:	< 1 % in most parts of the detector

### Goals:

**Low noise preamplifiers**  
**Shaping times 500ns - 5 $\mu$ s (Strip length dependent)**  
**Analog sampling**  
**Highly shared ADC**  
**Sparsification**  
**Very low power dissipation**  
**Power cycling**  
**Compact and transparent**  
**Choice of DS $\mu$ E**  
**SiGe under consideration for VFE analog**

# Front-end processing




Charge 1-50 MIP, S/N~15-20

## Technologies

- Deep Sub-Micron CMOS UMC 0.18  $\mu\text{m}$
- SiGe envisaged for analog section


# Analog Pulse Sampling Front-end under evaluation

## Very preliminary ideas




Silicon area and power dissipation investigated

# Analog storage, digitization and sparse readout




Analog sampling after each local event  
 Digitization after each train

# Triggered readout ?



Shorter pipeline length  
By how much ?  
To be evaluated

Increased deadtime ?  
To be evaluated



Analog sampling on each local event  
Sparse readout after each trigger

# Required/Expected Performance

## Noise, gain:

### - Preamp + Shaper

@ 3  $\mu$ s shaping time, 50 pF detector

simulated ENC 920 e-                      85 e- + 16.5 e-/pF

Gain 8mV/MIP    over    1-75 MIP

## Power:

### - Preamp + Shaper + Analog Sampler

Preamp: 70  $\mu$ W    Shaper: 110  $\mu$ W    Analog sampler 200  $\mu$ W ?

### - Shared ADC/TDC

ADC: 10 bits, 2-3  $\mu$ s, 110  $\mu$ W

*Total:*

*300 + 200  $\mu$ W / channel*




## Power Switching:

If Analog + ADC are running during collisions only:

e.g. 1.2/100 duty cycle and 5  $10^6$  channels, then:

*Total:*      500  $10^{-6}$  x 5  $10^6$  x 1.2/100 =                      *30 Watts*

# Noise (Simulations)



Consider Silicon-Germanium technology as faster/less noisy alternative



## Overall Noise

$$g_m = 0.69 \text{ mA/V} \quad @ \quad 60 \text{ } \mu\text{W} \text{ power}$$

$$\tau = 3 \text{ } \mu\text{s}$$

$$C = 50 \text{ pF}$$

$$I_{\text{leak}} = 10 \text{ nA}$$

$$R_{\text{bias}} = 10 \text{ M}\Omega$$

$$\text{Detector + FET Leakage:} \quad N_{\text{leak}} = e/q \sqrt{q I \tau/4}$$

$$\text{Bias resistor:} \quad N_{\text{bias}} = e/q \sqrt{\tau kT/2R}$$

$$N_{\text{tot}}^2 = N_{\text{fet}}^2 + N_{\text{leak}}^2 + N_{\text{bias}}^2$$

$$N_{\text{fet}} = 910 \text{ electrons}$$


$$N_{\text{leak}} = 588 \text{ electrons}$$

$$N_{\text{bias}} = 423 \text{ electrons}$$

$$N_{\text{tot}} = 1163 \text{ electrons}$$

# Preamp Power Switching (reminder)

- Reset the feedback capacitor after switching on and before switching off (Takes 5 us)
- Open and close two switches feeding Vdd Vss (  $R_{on} \sim 100 \Omega$  )  
Power is zero when switched off



## *Prototype chip received February 28th*





One analog channel

*UMC 0.18  $\mu\text{m}$  CMOS Europractice (Leuven, Belgium)*

- 16 ch + 1 Preamp, Shaper, Sample & Hold, ADC Comparator
- Two blocks of 1.6 x 1.6 mm<sup>2</sup> each


# Silicon



3mm

16 + 1 channel UMC 0.18 um chip (layout and picture)

# *Test Card*




*Just received !  
Very first preliminary results*


*Two tested chips fully functional*

Preamp + Shaper	Under		
Preamp: Gain	8mV/MIP	OK	
Linearity	+/- 1.5%		
Dynamic range:	75 MIP	OK	
Noise @ 3.3pF input cap, 3 $\mu$ s shaping time:			
	205 e-	140 e-	expected
Shaper:	2 - 10 $\mu$ s tunable peaking time	OK	
Power: Preamp	90 $\mu$ W	70 $\mu$ W	expected
Shaper	110 $\mu$ W	OK	


# Linearities



# Shaper waveform



Spice output



Shaper output at 4 us peaking time (8 MIP input)



After these very promising first results, much more tests to be done...

## *Future*

- Complete the present chip tests
- Tests with actual Silicon detectors

Next version will greatly benefit from these thorough series of tests

- Submit a 128 channel chip fall '05

Will include:

### → Analog

- Fast and slow shapers
- Sparsifier
- Analog samplers

### → Digital

- Full ADC
- Buffering

- Follow the trend towards shorter gate lengths:  $.09\mu\text{m}$  when available and after  $.18\mu\text{m}$  is fully mastered

## Conclusion

### Deep Sub Micron CMOS technology:

- Allows to implement a highly integrated front-end for SiLC that does not degrade the detector resolution, both in time and amplitude within an affordable power and material budget.
- Allows to implement system integration such as calibration, data compaction, cluster centroid, fast tracking algorithms.
- The present design can be adapted to shorter time shaping to equip shorter strips.
- First Silicon chip in UMC 0.18  $\mu\text{m}$  CMOS was just received, and is being tested. **Very promising first results.**
- 128-channel chips including analog sampling, ADC and the digital part for the next version hopefully submitted Fall '05
- Multiplexing up to 512 channels to ADC is foreseen
- **SiGe** technology considered as a possible competing technology for analog.