Performance of an ILC-DEPFET System



Bonn – Mannheim – Munich Collaboration

M.Karagounis, R.Kohrs, H.Krüger, L.Reuen, C.Sandow, <u>M.Trimpl</u>, N.Wermes P.Fischer, M.Harter, I.Peric L.Andricek, G.Lutz, H.G. Moser M.Porro, R.H.Richter, M.Schnecke-Radau S.Herrmann, G.Schaller, F.Schopper, L.Strüder, J.Treis, K.Heinziger, P.Lechner, H.Soltau

outline

- DEPFET features for an ILC vertex detector
- ILC-DEPFET System
- System Performance
- Testbeam @ DESY
- Summary / Outlook



DEPFET features for the ILC vtx-d



charge collection in fully depleted substrate



- small pixels 20-30µm
- radiation tolerance (>200krad)
- low noise
- thin devices (50 μ m) \rightarrow S/N = 40
- low power (row-wise operation)
- fast readout (cold machine), 50MHz line rate
- zero suppressed data



ILC-DEPFET system





Sensor: clear efficiency





clear efficiency (cont'd)

DEPFET parameters analyzed to find optimal design:

- highE / non-hE
- clear gate length, overlap

Complete clear with non-clocking clear gate !



Cl-gate length=7.2µm

6

5.

3

2

[V] 4 Ч

C learG ate



ASIC development (Switcher)



- functionality proven
- RAM & sequencer (digital) tested up to 80 MHz
- Power consumption ~ 1mW / channel @ 30Mhz

Features:

- produced 1/2003
- 2 x 64 channels
- switches between 0 and 20 Volts (adjustable)
- ground levels arbitrary
- internal sequencer (flexible pattern)
- daisy chaining of several chips for modules possible
- 0.8 µm HV technology

"analog" performance:





ASIC development (CURO)





DEPFET-System in the lab

⁵⁵Fe (6keV γ) radiogram



Current system performance:

- line rate: ~1MHz
- noise: 230e⁻ (due to pick-up)





Testbeam: Setup

Testbeam 24 @ DESY Jan + Feb 2005







first "results"



- Event rate: 10Hz
- collected data: 10 million events
- two DEPFET designs (highE / non-hE) in beam

data anlysis ongoing



Summary / Outlook

Switcher (steering)



- complete clear proven
- \rightarrow no reset noise

- fast current based readout concept
- on chip 0-suppression > 100MHz
- line rate: ~25MHz



END



Charge collection

Voltages during charge collection

- •Clear off [V]
- •Clear Gate off [V]

L-Gate	6μm	U _{Clear on}	18,0 V
L-CG	4,2 µm	U _{CG on}	4,0 V
overlap	1,5 µm	U _{Bulk}	5,0 V



