VMIVME-4132
32-Channel, 12-bit Analog Output Board with Built-In-Test

Product Manual
COPYRIGHT AND TRADEMARKS

© Copyright 2003. The information in this document has been carefully checked and is believed to be entirely reliable.
While all reasonable efforts to ensure accuracy have been taken in the preparation of this manual, VMIC assumes no
responsibility resulting from omissions or errors in this manual, or from the use of information contained herein.

VMIC reserves the right to make any changes, without notice, to this or any of VMIC’s products to improve reliability,
performance, function, or design.

VMIC does not assume any liability arising out of the application or use of any product or circuit described herein; nor
does VMIC convey any license under its patent rights or the rights of others.

For warranty and repair policies, refer to VMIC’s Standard Conditions of Sale.

AMXbus, BITMODULE, COSMODULE, DMABus, IOMax, IOWorks Foundation, IOWorks Manager, IOWorks Server,
MAGICWARE, MEGAMODULE, PLC ACCELERATOR (ACCELERATION), Quick Link, RTnet, Soft Logic Link, SRTbus,
Control[er], VMEaccess, VMEbus Access, VMEmanager, VMEmonitor, VMEnet, VMEnet II, and VMEprobe are
trademarks and The I/O Experts, The I/O Systems Experts, The Soft Logic Experts, and The Total Solutions Provider are
service marks of VMIC.

(I/O man figure)  (IOWorks man figure)

VMIC®  RTnet™  IOMax™

The I/O man figure, IOWorks, IOWorks man figure, UIOC, Visual IOWorks and the VMIC logo are registered
trademarks of VMIC.

ActiveX, Microsoft, Microsoft Access, MS-DOS, Visual Basic, Visual C++, Win32, Windows, Windows NT, and XENIX
are registered trademarks of Microsoft Corporation.

Celeron and MMX are trademarked, Intel and Pentium are registered trademarks of Intel Corporation.
PICMG and CompactPCI are registered trademarks of PCI Industrial Computer Manufacturers’ Group.

Other registered trademarks are the property of their respective owners.

VMIC
All Rights Reserved
This document shall not be duplicated, nor its contents used for any
purpose, unless granted express written permission from VMIC.
# Table of Contents

List of Figures ................................. 7

List of Tables .................................. 9

Overview ........................................ 11
  General Description .......................... 11
  Functional Description ....................... 12
  Reference Material List ........................ 13

Chapter 1 - Theory of Operation .............. 15
  Functional Organization ....................... 16
  VMEbus Interface ............................. 17
  Analog Outputs ................................ 20
    Digital-to-Analog Converter (DAC) ....... 20
    Analog Distributor ......................... 20
  Analog Output Buffers and Switches ........ 23
  Data RAM and Refresh Logic ................... 25
  Built-In-Test (BIT) Multiplexers and ADC Logic 26
    Converter Controls and Status Flags ...... 26
  Built-In Power Converter ..................... 28

Chapter 2 - Configuration and Installation .... 29
  Unpacking Procedures ......................... 30
  Physical Installation ......................... 31
    Before Applying Power: Checklist .......... 31
  Base Address Configuration .................... 32
    Factory-Installed Jumpers .................. 32
    Board Address Selection (J5 and J7) ....... 34
  Board Modifier Selection (J6) ................ 34
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Analog Output Voltage Range (J1 and J2)</td>
<td>35</td>
</tr>
<tr>
<td>Loopback Input Voltage Range (J3 and J4)</td>
<td>36</td>
</tr>
<tr>
<td>Calibration</td>
<td>37</td>
</tr>
<tr>
<td>Equipment Required</td>
<td>37</td>
</tr>
<tr>
<td>Analog Output Calibration Procedure</td>
<td>39</td>
</tr>
<tr>
<td>Loopback Input Calibration Procedure</td>
<td>40</td>
</tr>
<tr>
<td>Connector Descriptions</td>
<td>41</td>
</tr>
<tr>
<td>Chapter 3 - Programming</td>
<td>43</td>
</tr>
<tr>
<td>Control and Status Register Descriptions</td>
<td>44</td>
</tr>
<tr>
<td>Initialization</td>
<td>45</td>
</tr>
<tr>
<td>Control and Status Register (CSR)</td>
<td>46</td>
</tr>
<tr>
<td>Controlling the Analog Outputs</td>
<td>47</td>
</tr>
<tr>
<td>Writing to the Outputs</td>
<td>47</td>
</tr>
<tr>
<td>&quot;Fast Refresh&quot;</td>
<td>47</td>
</tr>
<tr>
<td>Testing the Analog Outputs Channels (BIT)</td>
<td>48</td>
</tr>
<tr>
<td>Loopback Testing of the Outputs</td>
<td>48</td>
</tr>
<tr>
<td>ADC Controls and Flags</td>
<td>48</td>
</tr>
<tr>
<td>CSR Bit Functions</td>
<td>48</td>
</tr>
<tr>
<td>Control Bits</td>
<td>48</td>
</tr>
<tr>
<td>Flags (Status Register)</td>
<td>48</td>
</tr>
<tr>
<td>Program Example</td>
<td>51</td>
</tr>
<tr>
<td>Maintenance</td>
<td>53</td>
</tr>
<tr>
<td>Maintenance</td>
<td>53</td>
</tr>
<tr>
<td>Maintenance Prints</td>
<td>54</td>
</tr>
</tbody>
</table>
List of Figures

Figure 1    VMIVME-4132 Block Diagram .......................................................... 14
Figure 1-1  Interface Logic .................................................................................. 19
Figure 1-2  Analog Output Control Logic ........................................................... 21
Figure 1-3  Analog Output Distribution .............................................................. 22
Figure 1-4  Simplified Output Buffers and Switches ........................................... 24
Figure 1-5  Simplified BIT Logic ......................................................................... 27
Figure 1-6  DC-to-DC Converter ......................................................................... 28
Figure 2-1  Jumper and Calibration Point Locations ........................................... 33
Figure 2-2  Base Address Selection ................................................................... 34
Figure 2-3  Address Modifier Selection ............................................................... 35
Figure 2-4  Analog Output Voltage Range Selection ......................................... 35
Figure 2-5  Loopback Input Voltage Range Selection ........................................... 36
Figure 2-6  Calibration and Test Points ............................................................... 38
Figure 2-7  P3 Connector Pinout ........................................................................... 42
List of Tables

Table 2-1  Jumper Functions and Factory Configuration............................................. 32
Table 2-2  P3 Pin Channel Assignments................................................................. 41
Table 3-1  VMIVME-4132 Register Map ................................................................. 45
Table 3-2  Control and Status Register (CSR) Bit Map ........................................... 46
Table 3-3  Data Codes for Unipolar Output Voltages............................................... 49
Table 3-4  Data Codes for Bipolar Output Voltages................................................. 49
Table 3-5  Data Codes for Bipolar 2’s Complement Output Voltages....................... 50
Overview

General Description

The VMIVME-4132 is a 32-Channel 12-bit Analog Output (AO) Board. With the Built-in-Test (BIT) feature, the outputs can be tested on-line or off-line with an on-board Analog-to-Digital Converter (ADC). This self-contained testing feature means this board does not require any special backplanes or analog input boards to test it. Built-in-Test (BIT) permits verification of all active components by routing the analog outputs through analog input multiplexers to the on-board ADC.

The 32 analog outputs can supply 10 mA of drive current over the full output range of ±10 V. Each output has a Sample-and-Hold buffer (S&H). They are protected from shorts and transients. They can be unipolar or bipolar in jumper-selectable ranges up to ±10 V. Each channel has an output switch which disconnects the buffer from the field. The output switches do not compromise the board's accuracy. The output impedance is 0.1 Ω. When the board is powered-up or after a system reset these switches are open and the buffers are disconnected from the field. The switches are under software control and can be opened or closed at any time.

A brief overview of the principal features of this board illustrates the flexibility and the performance that is available with the VMIVME-4132:

- 32 analog output channels with 10 mA drive capability
- Resident 12-bit ADC and DAC
- Output ranges are jumper-selectable as 0 to +5 V, 0 to +10 V, ±2.5 V, ±5 V, ±10 V
- Output accuracy is 0.05 percent
- Program-controlled off-line operation of analog outputs
- BIT input data format is programmable as either binary, offset binary, or two's complement
- Outputs are protected against line transients and short circuits
- Front-panel user LED
- Double height Eurocard form factor
- Individually coded/keyed front panel VME DIN connector
- Extended ground pin bus connectors
Functional Description

The VMIVME-4132 is a 32-Channel, 12-bit Analog Output Board. The analog outputs will supply up to 10 mA of drive current, and can be operated off-line for both loopback testing and for single-point analog output applications. Built-in-Test of all active components is provided by looping back the analog outputs with multiplexers and switches. These circuits are used to check either the on-line or the off-line analog outputs. The outputs support several operating voltage ranges. The range is selected by the user via jumpers. The scan rate is program controlled. It can be increased to provide an improved response for complex output functions. Figure 1 on page 14 is a block diagram of the board.
Reference Material List

For a detailed explanation of the VMEbus and its characteristics, refer to "The VMEbus Specification" available from:

VITA
VMEbus International Trade Association
7825 East Greeting Drive, No. 104
Scottsdale, Arizona 85260
(602) 951-8866
FAX: (602) 951-0720
www.vita.com

Physical Description and Specifications: Refer to Product Specification, 800-004132-000 available from:

VMIC
12090 South Memorial Pkwy.
Huntsville, AL 35803-3308, USA
(256) 880-0444
(800) 322-3616
Fax: (256) 882-0859
www.vmic.com

The following Application and Configuration Guides are available from VMIC to assist in the selection, specification, and implementation of systems based upon VMIC's products:

<table>
<thead>
<tr>
<th>Title</th>
<th>Document No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Digital Input Board Application Guide</td>
<td>825-000000-000</td>
</tr>
<tr>
<td>Change-of-State Application Guide</td>
<td>825-000000-002</td>
</tr>
<tr>
<td>Digital I/O (with Built-in-Test) Product Line Description</td>
<td>825-000000-003</td>
</tr>
<tr>
<td>Synchro/Resolver (Built-in-Test) Subsystem Configuration Guide</td>
<td>825-000000-004</td>
</tr>
<tr>
<td>Analog I/O Products (with Built-in-Test) Configuration Guide</td>
<td>825-000000-005</td>
</tr>
<tr>
<td>Connector and I/O Cable Application Guide</td>
<td>825-000000-006</td>
</tr>
</tbody>
</table>
Figure 1 VM/VME-4132 Block Diagram
Theory of Operation

Contents

Functional Organization .............................................. 16
VMEbus Interface ......................................................... 17
Analog Outputs ............................................................... 20
Analog Output Buffers and Switches .............................. 23
Data RAM and Refresh Logic ........................................... 25
Built-In-Test (BIT) Multiplexers and ADC Logic .......... 26
Built-In Power Converter ................................................ 28

Introduction

The VMIVME-4132 is a 32-Channel, 12-bit Analog Output (AO) Board designed to operate in a standard VMEbus system. The board contains a 12-bit Digital-to-Analog Converter (DAC), dedicated on-board registers to store the output data, sample-and-hold buffers (S&H) to place the voltage on the cable, and loopback analog switches to support Built-in-Test features. The BIT uses an on-board Analog-to-Digital Converter (ADC); therefore, no additional equipment is needed to test this board. The VMIVME-4132 is a flexible I/O element in a VMEbus system, which offers Built-in-Test and off-line operating features not found in many other products.
Functional Organization

The VMIVME-4132 is divided into the following functional categories, as illustrated in Figure 1 on page 14. All of these functions will be discussed in detail in this section of the manual.

- VMEbus Interface
- Analog Outputs (DAC and Analog Distributor)
- Analog Output Buffers and Switches
- Data RAM and Refresh Logic
- BIT Multiplexers and ADC Logic
- Power Converter
VMEbus Interface

The VMI/VME-4132 Analog Output Data Registers are memory mapped as 32 (decimal) 16-bit words. These registers store the value of the output voltage for the associated output channel. These registers are contiguous, and are located 40 (HEX) offset from the base address of the board. The board occupies 128 bytes of the VMEbus short I/O address space and may be user-located on any 128-byte boundary in this region. The board can be user-configured to respond to short supervisory or short nonprivileged bus access. The board supports two additional registers for a user interface. These registers are the Board ID and the Control and Status Registers. Figure 1-1 on page 19 is a block diagram of the bus interface logic.

The board monitors the VMEbus. During any data transfer, the board-selection comparator determines if there is a match between the on-board selection jumpers (shown in Figure 1-1 on page 19) and the address and address modifier lines on the backplane. If there is no match, all VMEbus control signals are ignored. If there is a match, the appropriate board response will occur. Then the open-collector DTACK interface signal is asserted (driven LOW). Subsequent removal of the read or write command by the Central Processing Unit (CPU) causes the board-generated DTACK signal to return to the OFF state, terminating the data transfer cycle. Although some of the registers on the board are read only, the board will respond to a write command at these locations. However, the data written will be lost.

After the board decides it is to respond, three groups of VMEbus signals control the board, they are:

- Data Bus lines D00 to D15
- Address lines A01, A02, A03, A04, A05, and A06
- Bus Control Signals:
  - WRITE*
  - D80* and DS1*
  - SYS CLK

Data Bus lines are bi-directional and move data to or from the board through a pair of 8-bit data transceivers. They are controlled by board-select, the WRITE* line, and the data strobes (D80* and DS1*). The data transceivers serve as a buffer between the internal data bus, which interconnects all data devices on the board, and the VMEbus. Although the board will respond to byte operations, word transfers are recommended. Byte transfers can cause erratic behavior in the outputs.

Address lines A01 through A06 map the 64 Data Registers into a 128-byte range within the VMEbus address space (See “Programming” Chapter 3). The control signals determine whether data is to be moved to the board (a write cycle) or from the board (a read cycle), provide the necessary data strobes (D80, DS1), and supply a 16 MHz clock (SYS CLK) for use by the on-board timers. However, the SYSRESET input overrides all of the board's functions, resets all the timers and clears all of the flags in the CSR. A Board ID Register located at the base address of the board has a fixed
even byte location. This register can be used by automatic system configuration software, to identify the board in a system. The CSR is located at an offset of 02 from the base address of the board.

The interface logic determines the bus control of the board. But the CSR contains the board-level operating controls and status flags for the system. Static controls (such as the LED ON line) are stored in the Control Register. They are used primarily to establish the operating mode of the board. Status flags (such as NEW DATA RDY), necessary for monitoring and controlling the analog input multiplexer and the ADC, are read through the Status Register. The Control and Status Registers are referred to collectively as the Control and Status Register or CSR, since they are at the same address. The WRITE* signal determines which one is accessed. Most of the Control Register outputs can be monitored directly through the Status Register.

In the CSR, three of the control lines are strobes. These signals are START CONV H, SHORT SETTLING H, and START SETTLING H. They are valid only during the write operation to the CSR. Once written these signals become status flags for the Analog-to-Digital Converter. The host CPU can monitor these lines to determine when the ADC is done and data is ready to be read.

Each of the 32 analog output channels is controlled by writing a 12-bit right-justified data word into a dedicated 16-bit read/write register. The 32 analog Output Control Registers constitute the VME port of a 32-word dual-port memory. The other memory port is controlled by the analog output refresh logic. The data format and the two's complement control bit must be consistent.
Figure 1-1 Interface Logic
Analog Outputs

Each analog output has its own sample-and-hold buffer and a control switch. The analog outputs are updated (refreshed) periodically from the dual-port memory by the refresh control logic, as illustrated in Figure 1-2 on page 21. Each output receives an update once every 3.4 msec in the default refresh mode. A program-controlled FAST REFRESH control bit can be used to reduce the refresh cycle time to approximately 0.85 msec, thereby raising the maximum output sampling rate from 294 Hz to 1.18 kHz. These rates assume there is no loopback activity on the board.

Digital-to-Analog Converter (DAC)

All 32 analog outputs are serviced by a single 12-bit DAC. The DAC is controlled by the refresh control logic. As long as the ADC is not converting a voltage, this circuitry will periodically transfer data from the dual-port memory’s refresh port to the DAC. Simultaneously the logic connects the DAC to the appropriate section of the analog output demultiplexer (analog distributor). The analog output data is placed in the dual-port memory by the controlling processor through the VMEbus port.

Analog Distributor

The analog distributor consists of the following elements:

- A one of 32 output channel decoder
- Low charge injection analog demultiplexer (4 one of eight decoders)
- Thirty-two capacitive storage elements and buffers

The one of 32 decoder receives the same five address lines used to select the dual-port memory location used to update the DAC. In this manner, the converted analog level is always routed by the distributor section to the output buffer which corresponds to the dual-port memory location being updated. The upper two bits are decoded to yield a select line to choose the correct demultiplexer. The three lower bits are used to select the output to pass through the decoder. Figure 1-3 on page 22 shows 1 of the 32 decoder logic.

After allowing the DAC to settle, the refresh logic enables (turns ON) the demultiplexer. The converted voltage level is transferred to the corresponding storage capacitor. Approximately 100 msec of settling time is provided by the REFRESH logic for the sample-and-hold buffer. Then the demultiplexer is disabled and the next channel in the REFRESH sequence is accessed. During ADC conversions the refresh logic is disabled. This is to prevent the digital noise generated by this logic from injecting errors in the loopback data. When the ADC is converting a voltage, a 15 μsec (maximum) delay will be added to the output update time.
Figure 1-3  Analog Output Distribution
Analog Output Buffers and Switches

Voltage levels processed by the analog distributor and stored by the sample-and-hold caps are buffered and then switched to the P3 connector for routing through the system I/O cables. The output buffers are low leakage, precision operational amplifiers which can supply 10 mA of drive current over the full available output voltage range of ±10 V. These buffers can withstand sustained short circuits to ground without damage. Figure 1-4 on page 24 shows the S&H buffer with its protection circuit and the switches used to control the output connector and the loopback test voltage source.

The output switches can disconnect the output buffers from P3 for off-line testing and for low impedance, single-point analog I/O system applications. To eliminate the effect of switch resistance on the output impedance, the inverting (sense) input of each output buffer is switched between the load and line side of the output switch during on-line and off-line operations. Thus, the output impedance is the switch resistance divided by the open loop gain of the op-amp. Clamping diodes protect the buffers and switches from line transients by preventing voltage excursions beyond the ±15 V supply rails.
Figure 1-4 Simplified Output Buffers and Switches
Data RAM and Refresh Logic

The dual-port memory which services the analog outputs is organized as a 16-bit wide 32-column array. Each location can be accessed from either of two ports. The random access VME port is used by the VMEbus host to load the analog output digital codes into the memory. The digital codes are then transferred sequentially through the DAC port to the Digital-to-Analog Converter. There they are converted into voltage levels and subsequently distributed to the appropriate analog output channel.

The dual-port memory is controlled by the REFRESH control logic which derives its timing from the 16 MHz system clock. The REFRESH control logic supervises all data transfers between the memory and the DAC, and controls the distribution of the analog voltages to the outputs. Because the dual-port memory must be accessed through both the VME and DAC ports, arbitration logic is employed during the transfer of data to the DAC to ensure that only one port is active at any time.

The REFRESH control logic sequences through the output channels from 0 to 31. It writes the channel's digital data to the DAC. At the same time it selects the correct output S&H buffer. It then performs the necessary time delays for each part of the logic (DAC, multiplexer, and output amplifier) to settle to the updated value. It also arbitrates the access to the RAM. When the VMEbus wants to access this RAM, it makes sure the output logic is in a state that will tolerate the interruption. Then it places the bus data into the RAM and signals the board interface logic when the transfer is done. Then it resumes its scanning.

When the loopback ADC is doing a conversion, the REFRESH control logic is stopped. This prevents it from generating noise which gets into the loopback ADC's input. This noise can cause a large error in the input voltage. This error would make the host erroneously think that the board has failed. By freezing the REFRESH logic, the noise is eliminated. This will add up to 15 μsec to the 3.4 msec update rate for each conversion (a .44 percent increase). This impact should not be a problem for the outputs, because the READ software should give 5 msec of settling time for the loopback multiplexers.
Built-In-Test (BIT) Multiplexers and ADC Logic

The signal routing paths and multiplexers involved in the board’s loopback testing are shown in Figure 1-5 on page 27. The 32 analog outputs are switched by the output monitor demultiplexer onto a single line. This line is connected to a buffer and then to the on-board Analog-to-Digital Converter (ADC). This arrangement permits any one of the analog outputs to be tested by the ADC. It also verifies the operation of the analog input multiplexers by exercising them with known signal levels.

By routing the analog outputs through the test demultiplexers, all of the active components on the board are exercised in a "loopback" arrangement. The controlling processor can perform a loopback test in either the on-line or off-line mode by sending a voltage-level code to a specific output channel and then verifying that the ADC produces the correct code for the output voltage sent (see Chapter 3 for more details).

Converter Controls and Status Flags

A conversion sequence is initiated by a single write to the CSR placing a "one" in the START SETTLING and the START CONV control bits and the channel to be converted. The last five bits contain the input channel information. The conversion sequence is composed of the following consecutive time intervals:

- Settling Delay
- Tracking Interval
- Analog-to-Digital (A/D) Conversion

All ADC timing intervals discussed in this section are performed automatically by the on-board controller. The host writes the CSR with the start settling and the start convert bits set and the desired channel. This will switch the demultiplexer to the desired channel and start the settling process. The host now waits 5 msec for the board’s multiplexers to settle to the new voltage. During this time keep any digital activity to this board to a minimum. After the data ready bit has been set in the CSR, the host can read the data.
Figure 1-5  Simplified BIT Logic
Built-In Power Converter

Electrical power for the VMIVME-4132 analog network is supplied by two DC-to-DC converters shown in Figure 1-6 below. These converters transform the +5 V logic power into regulated and isolated ±15 VDC power, with a load capacity of approximately 600 mA on each 15 V bus. Thus, the user only needs a +5 V power supply when using this board.

Figure 1-6 DC-to-DC Converter
Configuration and Installation

Contents

Unpacking Procedures .................................................. 30
Physical Installation....................................................... 31
Base Address Configuration............................................ 32
Calibration ..................................................................... 37
Connector Descriptions .................................................. 41

Introduction

This chapter describes the installation and configuration of the board. Cable configuration, jumper/switch configuration and board layout are illustrated in this chapter.
Unpacking Procedures

CAUTION: Some of the components assembled on VMIC's products may be sensitive to electrostatic discharge and damage may occur on boards that are subjected to a high-energy electrostatic field. When the board is placed on a bench for configuring, etc., it is suggested that conductive material should be inserted under the board to provide a conductive shunt. Unused boards should be stored in the same protective boxes in which they were shipped.

Upon receipt, any precautions found in the shipping container should be observed. All items should be carefully unpacked and thoroughly inspected for damage that might have occurred during shipment. The board(s) should be checked for broken components, damaged printed circuit board(s), heat damage, and other visible contamination. All claims arising from shipping damage should be filed with the carrier and a complete report sent to VMIC together with a request for advice concerning the disposition of the damaged item(s).
Physical Installation

CAUTION: Do not install or remove the boards while power is applied.

De-energize the equipment and insert the board into an appropriate slot of the chassis. While ensuring that the board is properly aligned and oriented in the supporting card guides, slide the board smoothly forward against the mating connector until firmly seated.

Before Applying Power: Checklist

Before installing the board in a VMEbus system, check the following items to ensure that the board is ready for the intended application.

1. Have the Chapters pertaining to theory and programming, Chapters 1 and 3, been reviewed and applied to system requirements? ______

2. Review Factory-Installed Jumpers on page 32 and Table 2-1 on page 32 to verify that all factory-installed jumpers are in place. To change the board address or address modifier response, refer to Board Address Selection (J5 and J7) on page 34. ______

3. Have the I/O cables, with the proper mating connectors, been connected to the output connector P3? Refer to Connector Descriptions on page 41 for a description of the P3 connector. ______

4. Calibration has been performed at the factory. Should recalibration be required refer to Calibraction on page 37. ______
Base Address Configuration

Control of the VMIVME-4132 Board's base address and I/O access mode is determined by field replaceable, on-board jumpers. This section describes the use of these jumpers, and their effects on board performance. The locations and functions of all VMIVME-4132 jumpers are shown in Figure 2-1 on page 33 and Table 2-1.

Factory-Installed Jumpers

Each VMIVME-4132 Board is configured at the factory with the specific jumper arrangement shown in Table 2-1. The factory configuration establishes the following functional baseline for the VMIVME-4132 Board, and ensures that all essential jumpers are installed.

- Base short I/O address is set at 0000 HEX.
- I/O access mode is short supervisory.
- Analog output and loopback ranges are set to ±10 V full scale.

<table>
<thead>
<tr>
<th>Jumper Name</th>
<th>Jumper Function</th>
<th>Factory Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>J7</td>
<td>Address Decode of Bit A07</td>
<td>Installed</td>
</tr>
<tr>
<td>J6</td>
<td>Nonprivileged/Supervisory I/O</td>
<td>Omitted</td>
</tr>
<tr>
<td>J5</td>
<td>Address Decode of Bits A08 to A15</td>
<td>Installed</td>
</tr>
<tr>
<td>J4</td>
<td>Loopback Voltage Range</td>
<td>Installed pins 1-2</td>
</tr>
<tr>
<td>J3</td>
<td>Loopback Voltage Polarity</td>
<td>Installed pins 1-2</td>
</tr>
<tr>
<td>J2</td>
<td>Output Voltage Polarity</td>
<td>Installed pins 2-3</td>
</tr>
<tr>
<td>J1</td>
<td>Output Voltage Range</td>
<td>Omitted</td>
</tr>
</tbody>
</table>
Figure 2-1 Jumper and Calibration Point Locations
Board Address Selection (J5 and J7)

Jumpers J5 and J7 permit the VMIVME-4132 to be located on any 64-byte boundary within the short I/O address space. The short I/O address space consists of all the addresses between NNNN0000 HEX and NNNNFFFF HEX. The VMIVME-4132 Board address is defined by nine lines, address bits A07 through A15. Six additional lines are used for programming the on-board registers (see Chapter 3 for more details).

In programming the board's base address, an installed jumper equals zero (0), and an omitted jumper equals one (1). Figure 2-2 shows an example base address as well as the factory-configured base address.

![Diagram of Base Address Selection](image)

**Figure 2-2 Base Address Selection**

**NOTE:** The value NNNN depends on the make and model of the CPU board used.

Board Modifier Selection (J6)

The I/O access mode is programmed by selecting the responding state of the address modifier AM2 with jumper J6. Short supervisory access is the factory configuration and is selected by omitting the jumper. Short nonprivileged access is selected by installing the jumper. Figure 2-3 shows the jumper location for the two different accesses.
Analog Output Voltage Range (J1 and J2)

The output voltage range is controlled by jumper J1. The factory configuration is the maximum full-scale range of 20 V. To change this value to 10 V, place a jumper in position 1-2. For a range of 5 V, place a jumper in position 2-3.

Bipolar or unipolar operation of the analog outputs is selected with jumper J2. The board uses unipolar operations if a jumper is in position 1-2. If the jumper is in position 2-3, the outputs operate in bipolar mode which is the factory configuration.

Figure 2-4 below shows the jumper locations for the different configurations.
Loopback Input Voltage Range (J3 and J4)

The loopback multiplexers drive an ADC (Analog-to-Digital Converter chip). The loopback voltage range and polarity must be the same as the output voltage range. If not, the ADC produces the wrong values. These conditions are controlled by jumpers J3 and J4. As with the outputs, the maximum full-scale range is 20 V. To modify the full-scale range for 5 V or 10 V, place the jumper at J4 in position 2-3. For 20 V operations, put the jumper in position 1-2.

Bipolar or unipolar operation is selected with jumper J3. When J3's jumper is in position 1-2, the board operates in the bipolar mode. For unipolar voltages, place the jumper in position 2-3.

![Diagram of J3 and J4 configurations]

Do not take readings of any output channel that was updated less than 3.4 msec before or you will read the old value of the outputs. The sequencer needs this time to refresh the output S&H buffer. Also, give the loopback multiplexer 5 msec after a start convert command before reading the ADC to give the multiplexer time to settle.
Calibration

Before delivery from the factory, the VMIVME-4132 Board is fully calibrated and conforms to all specifications listed for bipolar operations. Should recalibration be required, perform the procedures in Analog Output Calibration Procedure on page 39 and Loopback Input Calibration Procedure on page 40 with the equipment listed in Equipment Required below. The locations of all adjustments and test points are shown in Figure 2-6 on page 38.

As delivered from the factory, all calibration adjustments are sealed against accidental movement. However, the seals are easily broken for recalibration. All adjustments should be resealed with a suitable fast-curing sealing compound after recalibration has been completed.

NOTE: Do not install or remove this board with power applied to the system.

Equipment Required

1. Digital Voltmeter (DVM): A meter with ±1.0000 VDC and ±10.000 VDC ranges, 5 or more digits, accuracy of ±0.005 percent, and 10 MW minimum input impedance.

2. Chassis: A VMEbus backplane or equivalent with J1 and J2 connectors, a VMEbus master controller, a ±5 VDC ±0.25 VDC power supply, and one slot allocated for testing the VMIVME-4132 Board.

3. Extender Board: One VMEbus extender board.

4. Test Cables: Test cables for the equipment listed above.
Figure 2-6 Calibration and Test Points
Analog Output Calibration Procedure

1. Install the VMIVME-4132 board on the extender board in the VMEbus backplane.
2. Remove any jumper from J1. (This sets the outputs to 20 V full scale.)
3. Place the jumper at J2 to the 2-3 position. (This is the bipolar setting.)
4. Apply power to the backplane and allow a minimum ten minute warm-up time before proceeding.
5. Connect the digital voltmeter’s positive (+) lead to TP2 and its negative (-) lead to TP1.
6. Write the 16-bit value 0000 HEX to all of the analog output channels. These registers begin at offset address 40 HEX and stop at offset 7E HEX.
7. Adjust R1 for a digital voltmeter indication of 0.0000 ±0.0010 VDC.
8. Write the 16-bit value 07FF HEX to all of the analog output channels. These registers begin at offset address 40 HEX and stop at offset 7E HEX.
9. Adjust R2 for a digital voltmeter indication of +9.9951 ±0.0010 VDC.

NOTE: If the board is to be used in the Unipolar mode, perform steps 10, 11 and 12.

10. Move the J2 jumper to the 2-1 position, and place a jumper on J1 in the 1-2 position.
11. Write the 16-bit value 0800 HEX to all of the analog output channels.
12. Adjust R3 for a digital voltmeter indication of 0.0000 ±0.0010 VDC.
13. For optimum performance, the gain may be adjusted. To make this adjustment, perform steps 8 and 9 above. Calibration of the analog outputs is complete. Remove power and all test connections. Restore the board to its original configuration.
Loopback Input Calibration Procedure

1. Perform the Analog Output Calibration Procedure before performing the Loopback Input Calibration.

2. Place the jumper at J1 in the 1-2 position. (This is the 20 V range.)

3. Place the jumper at J3 in the 1-2 position. (This is the bipolar setting.)

4. Write the 16-bit value 0000 HEX to all of the analog output channels. These registers begin at offset address 40 HEX and stop at offset 7E HEX.

5. Write the 16-bit value 7840 HEX to the CSR at offset address 02 HEX.

6. While reading the ADC (a 16-bit word at offset address 04 HEX), adjust R15 (BIPOlar OFFSET) for a reading of 0000 ±0001 HEX.

7. Write the 16-bit value 0FFF HEX to all of the analog output channels. These registers begin at offset address 40 HEX and stop at offset 7E HEX.

8. While reading the ADC (a 16-bit word at offset address 04 HEX), adjust R14 (GAIN ADJ) for an ADC indication that alternates between 0FFE and 0FFF HEX.

9. Repeat steps 4 through 8 until no further adjustments are required.

NOTE: If the board is to be used in the Unipolar mode perform steps 10, 11, 12 and 13.

10. Move jumper J3 to the 2-3 position. (UNIPOLAR OPERATION.)

11. Write the 16-bit value 0000 HEX to all of the output channels. These registers begin at offset 40 HEX and end at offset 7E HEX.

12. Write the 16-bit value 7840 HEX to the CSR at offset address 02 HEX.

13. While reading the ADC, adjust R13 (UNIPOLAR ZERO ADJUST) for an ADC indication of 0000 ±1 HEX.

14. For optimum performance, the gain may be adjusted. To make this adjustment, perform steps 8 and 9 above. Calibration of the loopback inputs is complete. Restore the board to its original configuration.

NOTE: Steps 5, 6, and 8 (as well as steps 12 and 13) may require a program to make these adjustments.
Connector Descriptions

Two 96-pin DIN connectors, P1 and P2 (Figure 2-7 on page 42), provide the VMEbus connections to the VMI-VME-4132 Board. P1 contains the address, data and control lines, and all additional signals necessary to control the VMEbus functions related to the board. P2 provides some additional power connections for the board. A 64-pin DIN connector (P3) is used to connect the analog outputs to the user’s system. The orientation of the P3 connector is shown in Figure 2-6 on page 38, and the signal assignments are listed in Table 2-2. A twisted-pair ribbon cable with an overall shield is recommended for applications involving low-level signals in environments with a high degree of electrical noise.

### Table 2-2 P3 Pin Channel Assignments

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Row A Assignment</th>
<th>Row C Assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CH00</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>CH01</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>CH02</td>
<td>GND</td>
</tr>
<tr>
<td>4</td>
<td>CH03</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>CH04</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>CH05</td>
<td>GND</td>
</tr>
<tr>
<td>7</td>
<td>CH06</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>CH07</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>CH08</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>CH09</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>CH10</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>CH11</td>
<td>GND</td>
</tr>
<tr>
<td>13</td>
<td>CH12</td>
<td>GND</td>
</tr>
<tr>
<td>14</td>
<td>CH13</td>
<td>GND</td>
</tr>
<tr>
<td>15</td>
<td>CH14</td>
<td>GND</td>
</tr>
<tr>
<td>16</td>
<td>CH15</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>CH16</td>
<td>GND</td>
</tr>
<tr>
<td>18</td>
<td>CH17</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>CH18</td>
<td>GND</td>
</tr>
<tr>
<td>20</td>
<td>CH19</td>
<td>GND</td>
</tr>
<tr>
<td>21</td>
<td>CH20</td>
<td>GND</td>
</tr>
<tr>
<td>22</td>
<td>CH21</td>
<td>GND</td>
</tr>
<tr>
<td>23</td>
<td>CH22</td>
<td>GND</td>
</tr>
<tr>
<td>24</td>
<td>CH23</td>
<td>GND</td>
</tr>
<tr>
<td>25</td>
<td>CH24</td>
<td>GND</td>
</tr>
<tr>
<td>26</td>
<td>CH25</td>
<td>GND</td>
</tr>
<tr>
<td>27</td>
<td>CH26</td>
<td>GND</td>
</tr>
<tr>
<td>28</td>
<td>CH27</td>
<td>GND</td>
</tr>
<tr>
<td>29</td>
<td>CH28</td>
<td>GND</td>
</tr>
<tr>
<td>30</td>
<td>CH29</td>
<td>GND</td>
</tr>
<tr>
<td>31</td>
<td>CH30</td>
<td>GND</td>
</tr>
<tr>
<td>32</td>
<td>CH31</td>
<td>GND</td>
</tr>
</tbody>
</table>
Figure 2-7  P3 Connector Pinout
Introduction

Communication with the VMIVME-4132 Analog Output (AO) Board takes place through 64 contiguous 16-bit register locations mapped into the VMEbus short I/O address space. The short I/O address space consists of all locations within the address range from NNNN0000 HEX to NNNNFFFF HEX*. The functions of the board's registers are summarized in Table 3-1 on page 45. These functions will be discussed in more detail later in this section.

The base address of the board holds the Board Identification Register. It is a read-only register that has a fixed value (17xx HEX). This register can be used by system initialization or automatic system configuration software. All of the other registers on the board are offset from the address assigned to this register.
Control and Status Register Descriptions

The Control and Status Register (CSR) is located at offset address 02 HEX. It contains all of the flags necessary to control and monitor the following board operations:

- Analog outputs on-line/off-line status
- Analog outputs refresh rate
- Digital-to-Analog (D/A) conversion
- Built-in-Test (BIT) and A/D control
- Analog input channel selection (Built-in-Test only)
- Front panel LED
- A/D and D/A enable/disable (Scan HALT)

The CSR is 16 bits long and is detailed in Table 3-2 on page 46. The function of each control bit and status flag is described in detail subsequently in the associated programming discussions.
Initialization

When SYSTEM RESET is applied to the board, the Control Register and all converter flags are cleared to the LOW state ("zero"). This places the board in a known state. The D/A output sequencer is stopped and the A/D converter is disabled. The data format is offset binary, standard settling time, the LED is ON, and the outputs are disconnected from the external circuits. In this condition the board is ready to perform loopback tests. After the system RESET is removed, the D/A sequencer starts and the A/D converter is enabled. The A/D and the D/A can be disabled under software control. Setting the SCAN HALT bit to a "one" disables the A/D and the D/A. This bit must be cleared before normal operation can begin.

NOTE: *The value of NNNN depends on the make and model of the controlling CPU.*

<table>
<thead>
<tr>
<th>Offset Address in HEX</th>
<th>Register Name</th>
<th>Access Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Board ID</td>
<td>read (17x: Hex)</td>
</tr>
<tr>
<td>02</td>
<td>CSR</td>
<td>read/write</td>
</tr>
<tr>
<td>04</td>
<td>ADC</td>
<td>read</td>
</tr>
<tr>
<td>06 to 3E</td>
<td>(Reserved)</td>
<td>------------</td>
</tr>
<tr>
<td>40</td>
<td>D/A output 00</td>
<td>read/write</td>
</tr>
<tr>
<td>42</td>
<td>D/A output 01</td>
<td>read/write</td>
</tr>
<tr>
<td>44</td>
<td>D/A output 02</td>
<td>read/write</td>
</tr>
<tr>
<td>46</td>
<td>D/A output 03</td>
<td>read/write</td>
</tr>
<tr>
<td>48</td>
<td>D/A output 04</td>
<td>read/write</td>
</tr>
<tr>
<td>4A</td>
<td>D/A output 05</td>
<td>read/write</td>
</tr>
<tr>
<td>4C</td>
<td>D/A output 06</td>
<td>read/write</td>
</tr>
<tr>
<td>4E</td>
<td>D/A output 07</td>
<td>read/write</td>
</tr>
<tr>
<td>50</td>
<td>D/A output 08</td>
<td>read/write</td>
</tr>
<tr>
<td>52</td>
<td>D/A output 09</td>
<td>read/write</td>
</tr>
<tr>
<td>54</td>
<td>D/A output 10</td>
<td>read/write</td>
</tr>
<tr>
<td>56</td>
<td>D/A output 11</td>
<td>read/write</td>
</tr>
<tr>
<td>58</td>
<td>D/A output 12</td>
<td>read/write</td>
</tr>
<tr>
<td>5A</td>
<td>D/A output 13</td>
<td>read/write</td>
</tr>
<tr>
<td>5C</td>
<td>D/A output 14</td>
<td>read/write</td>
</tr>
<tr>
<td>5E</td>
<td>D/A output 15</td>
<td>read/write</td>
</tr>
<tr>
<td>60</td>
<td>D/A output 16</td>
<td>read/write</td>
</tr>
<tr>
<td>62</td>
<td>D/A output 17</td>
<td>read/write</td>
</tr>
<tr>
<td>64</td>
<td>D/A output 18</td>
<td>read/write</td>
</tr>
<tr>
<td>66</td>
<td>D/A output 19</td>
<td>read/write</td>
</tr>
<tr>
<td>68</td>
<td>D/A output 20</td>
<td>read/write</td>
</tr>
<tr>
<td>6A</td>
<td>D/A output 21</td>
<td>read/write</td>
</tr>
<tr>
<td>6C</td>
<td>D/A output 22</td>
<td>read/write</td>
</tr>
<tr>
<td>6E</td>
<td>D/A output 23</td>
<td>read/write</td>
</tr>
<tr>
<td>70</td>
<td>D/A output 24</td>
<td>read/write</td>
</tr>
<tr>
<td>72</td>
<td>D/A output 25</td>
<td>read/write</td>
</tr>
<tr>
<td>74</td>
<td>D/A output 26</td>
<td>read/write</td>
</tr>
<tr>
<td>76</td>
<td>D/A output 27</td>
<td>read/write</td>
</tr>
<tr>
<td>78</td>
<td>D/A output 28</td>
<td>read/write</td>
</tr>
<tr>
<td>7A</td>
<td>D/A output 29</td>
<td>read/write</td>
</tr>
<tr>
<td>7C</td>
<td>D/A output 30</td>
<td>read/write</td>
</tr>
<tr>
<td>7E</td>
<td>D/A output 31</td>
<td>read/write</td>
</tr>
</tbody>
</table>
Control and Status Register (CSR)

Table 3-2  Control and Status Register (CSR) Bit Map

<table>
<thead>
<tr>
<th>MSB</th>
<th>Control and Status Register</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 15</td>
<td>D15</td>
<td>Bit 08</td>
</tr>
<tr>
<td>Bit 14</td>
<td>D14</td>
<td></td>
</tr>
<tr>
<td>Bit 13</td>
<td>D13</td>
<td></td>
</tr>
<tr>
<td>Bit 12</td>
<td>D12</td>
<td></td>
</tr>
<tr>
<td>Bit 11</td>
<td>D11</td>
<td></td>
</tr>
<tr>
<td>Bit 10</td>
<td>D10</td>
<td></td>
</tr>
<tr>
<td>Bit 09</td>
<td>D09</td>
<td></td>
</tr>
<tr>
<td>Bit 08</td>
<td>D08</td>
<td></td>
</tr>
<tr>
<td>Bit 07</td>
<td>D07</td>
<td></td>
</tr>
<tr>
<td>Bit 06</td>
<td>D06</td>
<td></td>
</tr>
<tr>
<td>Bit 05</td>
<td>D05</td>
<td></td>
</tr>
<tr>
<td>Bit 04</td>
<td>D04</td>
<td></td>
</tr>
<tr>
<td>Bit 03</td>
<td>D03</td>
<td></td>
</tr>
<tr>
<td>Bit 02</td>
<td>D02</td>
<td></td>
</tr>
<tr>
<td>Bit 01</td>
<td>D01</td>
<td></td>
</tr>
<tr>
<td>Bit 00</td>
<td>D00</td>
<td></td>
</tr>
</tbody>
</table>

Control and Status Register Bit Definitions

Bit 15: D15 - Short Settling or New Data Rdy: Writing a "one" here reduces the time assigned for loopback settling from 5 to 3 msec. Reading a "one" here indicates that loopback data is ready for the host to read.

Bit 14: D14 - LED Control: This bit turns the LED ON with a logic "zero" and OFF with a logic "one".

Bit 13: D13 - Start a Conversion or Converter Busy: Writing a "one" here and at D06 begins a loopback conversion. Reading a "zero" tells the host that a conversion is done.

Bit 12: D12 - Two's Complement Control: When a "one" is written here, the data is in offset binary form. When a "zero" is written here, the data is in two's complement form.

Bit 11: D11 - Outputs On-Line Control: When this bit is a "one", the output buffers are driving the cable and loopback buffers monitor the P3 pins. When it is a "zero", the outputs are disconnected from the cable and the loopback buffers monitor the output amps.

Bits 10, 09 and 07: D10, D09 and D07 - Reserved, Not Used

Bit 08: D08 - Fast Refresh: This speeds up the DAC control logic when a "one" is written here. Thus, the outputs get updated faster.

Bit 06: D06 - Start Settling or Settling Busy: Writing a "one" here and at D13 begins a loopback conversion. Reading a "zero" tells the host that the signal settling time is done.

Bit 05: D05 - Scan Halt: Writing a "one" here will stop the output sequencer and disable the A/D converter. This bit must be cleared before normal operations can begin.

Bit 04: D04 - MUX A4*: Loopback (input channel select) multiplexer control line.

NOTE: *The MUX signals are address lines. A decoder takes the state of these lines and selects the loopback buffer to convert.

Bit 03: D03 - MUX A3: Loopback (input channel select) multiplexer control line.

Bit 02: D02 - MUX A2: Loopback (input channel select) multiplexer control line.

Bit 01: D01 - MUX A1: Loopback (input channel select) multiplexer control line.

Bit 00: D00 - MUX A0: Loopback (input channel select) multiplexer control line.
Controlling the Analog Outputs

The 16 analog output channels appear to the controlling processor as 16 consecutive 16-bit words in the address space assigned to the VMIVME-4132 Board. The register map shown in Table 3-1 on page 45 lists the board-relative (or offset) address of each output channel. Each Analog Output Register supports both read and write operations, eliminating the need for corresponding "shadow" latches in the processor Random Access Memory (RAM) space.

Writing to the Outputs

Output voltage data is recognized in the Analog Output Registers as right-justified 12-bit binary data. When offset binary data is written to a register, the upper four bits, D12 to D15, are ignored and not retained for read back. If the board is using two's complement data, then these bits contain the sign of the output data. Each output responds to a new code within 3.4 msec after the code is written to the Output Register (0.85 msec in the Fast Refresh Mode). Be sure to give the board ample time to update the output before reading its value in a loopback test.

"Fast Refresh"

Setting the Fast Refresh control bit (Bit-8) HIGH reduces the analog output Refresh time from the default value of 3.4 to 0.85 msec. The Fast Refresh Mode raises the output Nyquist frequency (maximum output signal frequency) from approximately 300 Hz to about 1.2 kHz. This is done by reducing the settling time given to the various circuits in the output channels. The Fast Refresh Mode reduces the accuracy of the outputs. They are not given enough time to settle to their most accurate levels.
Testing The Analog Outputs Channels (BIT)

Built-in-Test (BIT) provisions provide loopback testing of the outputs. These capabilities permit self-contained, board-level verification of performance. The testing is controlled by seven bits in the CSR. They are the MUX Address lines, the start conversion, and start settling bits. The ON-LINE signal controls the source of the test voltage. The two's complement bit dictates the format of the data. BIT is available at any time. The user picks a channel to monitor and orders a conversion. After 5 msec, the ADC is read and the read data is compared to the written data to determine the "health" of the channel. If an error is detected, the front panel LED can be used to locate the board in a system for troubleshooting.

Loopback Testing of the Outputs

The five least significant bits in the CSR, D00 through D04, and bit D11 are used to select the source of the voltage used in the loopback (BIT) test. D00 through D04 are the loopback multiplexer select lines MUX A0 through MUX A4. They select the input to be tested. Bit D11, the outputs on-line control, selects where the input sample will be made. When this bit is low the loopback test buffers monitor the analog output buffers. If this bit is high, the test buffers monitor the output pins of P3. The loopback multiplexers are always enabled to prevent the ADC from trying to convert a high impedance input instead of a voltage. By routing the analog outputs through these loopback multiplexers, the operation of all the components on the VMIVME-4132 Board can be verified.

ADC Controls and Flags

All timing operations for the ADC are performed by an on-board controller. User control of the converter consists of the following control bits, flags, and registers. The control bits and flags in the CSR are summarized in the following paragraphs. They are restated here for clarity.

CSR Bit Functions

Control Bits

- SHORT SETTLING H ... D15 *
- EN START CONV H ... D13 *
- TWO'S COMPL I ....... D12
- START SETTLING H ... D06 *

NOTE: * Effective only upon writing ('strobed').

Flags (Status Register)

- NEW DATA RDY H ....... D15 *
- CONV BUSY H ......... D13
- SETTLING BUSY H .... D06

NOTE: * Set when data is available in the ADC Data Register.
The START SETTLING and START CONV controls are essentially strobes. They are effective only at the moment of writing to the Control Register. Although supplied as two separate control bits, they must be written to the register simultaneously along with the operating mode (TWO's COMP I, and SHORT SETTLING H bits) and the input channel selection. Thus, a single write to the CSR can start a conversion. Once started, the user simply waits 5 msec and then reads the ADC. The NEW DATA RDY bit can be used as a pass or fail indicator. Polling this bit (or any other bit on the board) will degrade the loopback readings.

For example, to convert the signal of Channel 0, with the outputs on-line using offset binary data format, write 7840 HEX to the CSR. The low 5 bits select the output channel to monitor (Channel 0 in this case). The upper 4 bits start the conversion and selects the data format. Now wait 5 msec to give the multiplexers time to settle. In this time, the host can do whatever it wants. Then the ADC is read. The ADC is read via the Converter Data Register (CDR). To check Channel 12, write 7844 HEX to the CSR.

The CDR is a 16-bit read-only register at relative address 04 HEX. It is used to store the ADC data. Data in this register is 12 bits, right-justified. D12 through D15 are always "zero" in the binary data format, and are sign extensions in the two's complement data format. The data format depends upon the state of the TWO's COMP I control bit in the CSR. Converter output codes that are produced at major points within the full-scale ranges shown are summarized in Table 3-3 through Table 3-5 on page 50.

### Table 3-3 Data Codes for Unipolar Output Voltages

<table>
<thead>
<tr>
<th>Input</th>
<th>+5 V $V_{FSR=5V}$</th>
<th>+10 V $V_{FSR=10V}$</th>
<th>D15*</th>
<th>D00</th>
<th>Hex</th>
</tr>
</thead>
<tbody>
<tr>
<td>+FS-1 LSB</td>
<td>+4.9988V</td>
<td>+9.9976V</td>
<td>0000</td>
<td>1111</td>
<td>1111</td>
</tr>
<tr>
<td>3/4 FS</td>
<td>+3.7500V</td>
<td>+7.5000V</td>
<td>0000</td>
<td>1100</td>
<td>0000</td>
</tr>
<tr>
<td>1/2 FS</td>
<td>+2.5000V</td>
<td>+5.0000V</td>
<td>0000</td>
<td>1000</td>
<td>0000</td>
</tr>
<tr>
<td>1/4 FS</td>
<td>+1.2500V</td>
<td>+2.5000V</td>
<td>0000</td>
<td>0100</td>
<td>0000</td>
</tr>
<tr>
<td>1 LSB</td>
<td>+0.0012V</td>
<td>+0.0024V</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>Zero</td>
<td>0.0000V</td>
<td>0.0000V</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
</tbody>
</table>

### Table 3-4 Data Codes for Bipolar Output Voltages

<table>
<thead>
<tr>
<th>Input</th>
<th>+5 V $V_{FSR=10V}$</th>
<th>+10 V $V_{FSR=20V}$</th>
<th>D15*</th>
<th>D00</th>
<th>Hex</th>
</tr>
</thead>
<tbody>
<tr>
<td>+FS-1 LSB</td>
<td>+4.9976V</td>
<td>+9.9951V</td>
<td>0000</td>
<td>1111</td>
<td>1111</td>
</tr>
<tr>
<td>3/4 FS</td>
<td>+3.7500V</td>
<td>+7.5000V</td>
<td>0000</td>
<td>1100</td>
<td>0000</td>
</tr>
<tr>
<td>1/2 FS</td>
<td>+2.5000V</td>
<td>+5.0000V</td>
<td>0000</td>
<td>1000</td>
<td>0000</td>
</tr>
<tr>
<td>1/4 FS</td>
<td>+1.2500V</td>
<td>+2.5000V</td>
<td>0000</td>
<td>0100</td>
<td>0000</td>
</tr>
<tr>
<td>1 LSB</td>
<td>+0.0012V</td>
<td>+0.0024V</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>Zero</td>
<td>0.0000V</td>
<td>0.0000V</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>-1/4 FS</td>
<td>-1.2500V</td>
<td>-2.5000V</td>
<td>0000</td>
<td>0110</td>
<td>0000</td>
</tr>
<tr>
<td>-1/2 FS</td>
<td>-2.5000V</td>
<td>-5.0000V</td>
<td>0000</td>
<td>0100</td>
<td>0000</td>
</tr>
<tr>
<td>-3/4 FS</td>
<td>-3.7500V</td>
<td>-7.5000V</td>
<td>0000</td>
<td>0010</td>
<td>0000</td>
</tr>
<tr>
<td>-FS+1 LSB</td>
<td>-4.9975V</td>
<td>-9.9951V</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>-FS</td>
<td>-5.0000V</td>
<td>-10.0000V</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>Bipolar Range</td>
<td>+5 V V_{FSR=10V}</td>
<td>-10 V V_{FSR=20V}</td>
<td>D15*</td>
<td>D00</td>
<td>Hex</td>
</tr>
<tr>
<td>---------------</td>
<td>-------------------</td>
<td>-------------------</td>
<td>------</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>+FS-1 LSB</td>
<td>+4.9976V</td>
<td>-9.9951V</td>
<td>0000</td>
<td>1111</td>
<td>1111</td>
</tr>
<tr>
<td>5/4 FS</td>
<td>+3.7500V</td>
<td>-7.5000V</td>
<td>0000</td>
<td>1100</td>
<td>0000</td>
</tr>
<tr>
<td>1/2 FS</td>
<td>+2.5000V</td>
<td>-5.0000V</td>
<td>0000</td>
<td>1000</td>
<td>0000</td>
</tr>
<tr>
<td>1/4 FS</td>
<td>+1.2500V</td>
<td>+2.5000V</td>
<td>0000</td>
<td>0100</td>
<td>0000</td>
</tr>
<tr>
<td>1 LSB</td>
<td>+0.0024V</td>
<td>+0.0048V</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>Zero</td>
<td>0.0000V</td>
<td>0.0000V</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>-1/4 FS</td>
<td>-1.2500V</td>
<td>-2.5000V</td>
<td>1111</td>
<td>1110</td>
<td>0000</td>
</tr>
<tr>
<td>-1/2 FS</td>
<td>-2.5000V</td>
<td>-5.0000V</td>
<td>1111</td>
<td>1100</td>
<td>0000</td>
</tr>
<tr>
<td>-3/4 FS</td>
<td>-3.7500V</td>
<td>-7.5000V</td>
<td>1111</td>
<td>1010</td>
<td>0000</td>
</tr>
<tr>
<td>-FS+1 LSB</td>
<td>-4.9976V</td>
<td>-9.9951V</td>
<td>1111</td>
<td>1000</td>
<td>0000</td>
</tr>
<tr>
<td>-FS</td>
<td>-5.0000V</td>
<td>-10.0000V</td>
<td>1111</td>
<td>1000</td>
<td>0000</td>
</tr>
</tbody>
</table>

**STRAIGHT BINARY:** \( V_O = V_{FSR} (D1 \div 4096) \). \( D1 = \text{Dec. equiv. of HEX value} \)

**OFFSET BINARY:** \( V_O = V_{FSR} (D1 \div 4096) - (V_{FSR} \div 2) \). \( D2 = \text{Dec. equiv. of HEX value} \)

**2's COMPLEMENT:** \( V_O = V_{FSR} (D2 + 4096) - (V_{FSR} \div 2) \). \( D2 = \text{Dec. equiv. of HEX value} \% 4096 \)

* = Zero (binary) or extended sign (2's comp); \( \oplus \) = Exclusive OR'd with.

For any offset binary converter output code (BIPOLAR RANGE), the associated output voltage is obtained with the expressions:

**OUTPUT (Volts) = \( (-E_{FSR}/2) + E_{FSR} \times \text{OUTPUT DATA IN DECIMAL} \) / 4096.**

The output voltage for a straight binary code (UNIPOLAR RANGE) is:

**OUTPUT (Volts) = \( +E_{FSR} \times \text{OUTPUT DATA IN DECIMAL} \) / 4096.**

Where \( E_{FSR} \) is the full-scale range voltage. (E.g.: \( E_{FSR} = 10 \) V for the \( \pm 5 \) V range.)

For example, the output voltage for a HEX value of 51A is found like this:

- Convert 51A (HEX) to its decimal equivalent, which is 1306.
- Identify the Range you are using, for example \( \pm 5 \) V. This range uses the bipolar equation with \( E_{FSR} = 10 \) V.
- Compute the result by substituting these numbers in the equation. **OUTPUT (Volts) = \( -(10/2) + (10 \times (1306/4096)) \) = -5 + (10 \times .32) = -1.81 \text{ V.}**
Program Example

The following is a sample program to perform some simple board operations. The program is written in C.

/*
**
** VMIVME 4132 sample code header file
*/
typedef unsigned short word;
#define VME_SHORT_IO 0xfbf0000 /* Force Cpu short io */
#define vmic4132_base_address 0x0000 /* Jumper Field J5 & J7 */
struct vmivme4132 {
  word bid;     /* board ID register */
  word csr;     /* control status register */
  word adc;     /* ADC converter data register */
  word reserved[29]; /* unused - reserved */
  word dac[32]; /* DAC channels 0 - 31 */
};
typedef struct vmivme4132 vmic4132_reg;
#define SHORT_SETTLING 0x8000 /* CSR control bits (write) */
#define LED_OFF 0x4000
#define START_CONVERT 0x2000
#define TWOS_COMPLEMENT 0x1000
#define OUTPUTS_ONLINE 0x0800
#define FAST_REFRESH 0x0100
#define START_SETTLING 0x0040
#define SCAN_HALT 0x0020
#define NEW_DATA_READY 0x8000 /* CSR status bits (read) */
#define CONVERTER_BUSY 0x2000
#define SETTLING_BUSY 0x0040
/*
** VMIVME 4132 sample code
*/
#include "x4132.h"
/* 4132 function declarations */
word read_id(vmic4132_reg * board);
word read_csr(vmic4132_reg * board);
void write_dac(word chan, word data, vmic4132_reg * board);
word read_adc(word chan, word ctrl, vmic4132_reg * board);
main()
{

word board_id, status, adc_cword, data_in;
    /* init pointer to 4132 board */

vmic4132_reg * vmic4132;
vmic4132 = (vmic4132_reg *)(VME_SHORT_ID+vmic4132_base_address);

vmic4132->csr = LED_OFF | OUTPUTS_ONLINE; /* init dac outputs */
board_id = read_id(vmic4132); /* read board id register */
status = read_csr(vmic4132); /* read control/status register */
write_dac(0,0x100,vmic4132); /* write dac channel 0 with 100 hex */

    /* init adc control word and read back dac output with adc converter */
adc_cword = LED_OFF | START_CONVERT | OUTPUTS_ONLINE | START_SETTLING;
data_in = read_adc(0,adc_cword,vmic4132);
data_in = read_adc(0,adc_cword,vmic4132);
}
    /* end main */

/*
** 4132 function primitives
*/

word read_id(vmic4132_reg * board)
{
    return board->bid;
}

word read_csr(vmic4132_reg * board)
{
    return board->csr;
}

void write_dac(word chan, word data, vmic4132_reg * board)
{
    board->dac[chan] = data;
}

word read_adc(word chan, word ctrl, vmic4132_reg * board)
{
    board->csr = (ctrl+chan);
    while (!((board->csr & NEW_DATA_READY))); /* test new data ready bit */
    return board->adc;
}
Maintenance

This section provides information relative to the care and maintenance of VMIC's products. If the product malfunctions, verify the following:

- System power
- Software
- System configuration
- Electrical connections
- Jumper or configuration options
- Boards are fully inserted into their proper connector location
- Connector pins are clean and free from contamination
- No components of adjacent boards are disturbed when inserting or removing the board from the chassis
- Quality of cables and I/O connections

If products must be returned, contact VMIC for a Return Material Authorization (RMA) Number. This RMA Number must be obtained prior to any return.

Contact VMIC Customer Care at 1-800-240-7782, or
E-mail: customer.service@vmic.com
Maintenance Prints

User level repairs are not recommended. The drawings and tables in this manual are for reference purposes only.