USER GUIDE FOR THE
IOP 7000 MINIFLOW ASSEMBLER AND
IOP SIMULATOR
# TABLE OF CONTENTS

## I. SECTION 1 - IOP MINIFLOW ASSEMBLER

<table>
<thead>
<tr>
<th>Section</th>
<th>Page(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. INPUT FORMAT</td>
<td>1</td>
</tr>
<tr>
<td>a. Control Cards</td>
<td>1</td>
</tr>
<tr>
<td>b. Source Cards</td>
<td>1</td>
</tr>
<tr>
<td>2. INSTRUCTION CODES</td>
<td>2-3</td>
</tr>
<tr>
<td>a. Flags</td>
<td>2</td>
</tr>
<tr>
<td>b. OCH, TRACE, NOTR, DUMP</td>
<td>2</td>
</tr>
<tr>
<td>c. Data Class - Read Main Memory Indirect</td>
<td>3</td>
</tr>
<tr>
<td>3. OPERANDS</td>
<td>3-6</td>
</tr>
<tr>
<td>a. Engine Class</td>
<td>3</td>
</tr>
<tr>
<td>b. Single Operand Class</td>
<td>3A</td>
</tr>
<tr>
<td>c. Transfer Class</td>
<td>3A</td>
</tr>
<tr>
<td>d. Control Class</td>
<td>3A</td>
</tr>
<tr>
<td>e. Data Class</td>
<td>4</td>
</tr>
<tr>
<td>f. Overflow</td>
<td>4</td>
</tr>
<tr>
<td>g. Pseudo Commands</td>
<td>4-6</td>
</tr>
<tr>
<td>(i) ORG, BSS, EQU</td>
<td>4</td>
</tr>
<tr>
<td>(ii) OCT, OCH</td>
<td>4</td>
</tr>
<tr>
<td>(iii) VFD</td>
<td>4</td>
</tr>
<tr>
<td>(iv) Examples</td>
<td>5-6</td>
</tr>
<tr>
<td>h. Octal Representation</td>
<td>6</td>
</tr>
<tr>
<td>4. JCL - ASSEMBLER EXECUTION</td>
<td>7</td>
</tr>
<tr>
<td>a. Under CRBE</td>
<td>7</td>
</tr>
<tr>
<td>b. Under WYLBUR</td>
<td>8</td>
</tr>
<tr>
<td>c. GO. Cards</td>
<td>8</td>
</tr>
<tr>
<td>d. Permanent Object Module</td>
<td>8</td>
</tr>
<tr>
<td>5. OUTPUT</td>
<td>9-10</td>
</tr>
<tr>
<td>a. Source Listing</td>
<td>9</td>
</tr>
<tr>
<td>b. Cross Reference Table</td>
<td>10</td>
</tr>
<tr>
<td>c. Final Lines</td>
<td>10</td>
</tr>
</tbody>
</table>
6. SYSTEM ERRORS ........................................... 10
7. TERMINAL ERRORS ......................................... 10A
8. COMPLETION CODE ......................................... 10A
9. ERRORS ..................................................... 11
10. TABLE OF DIAGNOSTICS .................................. 12-13

II. SECTION 1 - IOP INTERPRETER
1. RUNNING FORMAT ........................................... 14
2. ROUTINES .................................................. 15-16
   a. Scheduler .............................................. 15
   b. Decoder .............................................. 15
   c. Error Messages ...................................... 16
3. RESTRICTIONS ............................................. 17
4. OUTPUT .................................................... 17
5. APPENDIX .................................................. 18
Input Source

Input is expected as card image data, one assembler source statement per card record - no continuation. Only columns 1-72 are scanned even though the entire 80 columns is printed. For submission of a Job see the section on JCL.

Control Cards

There is, at present, one control card which is optional and must precede the source code. The format is:

(i) '"$"' in columns 1-2
(ii) The 4 character control word in columns 3-6

The existing control is:

LIST - give a source code listing including error diagnostics, object code, and cross reference table.

Format of Source Statement

* comment\(^1\)

[LABEL] op-code [operands]\(^2\) [comments]

Labels: Labels may be up to 10 characters in length. They must begin -- see JCL, Assembler Execution (page 7) -- with an alphabetic character and must start in the first column. Otherwise all characters except '+' '-' '*' ',' and ' ' are permitted (any instance of the above characters is an error and implies the end of scanning for the label).

\(^1\) comment card begins with an asterisk (asterisk may be in any column).

\(^2\) [operands] depends on the op-code.

Op codes: If there is a label then there must be at least one blank between the label and the assembler instruction. Otherwise the mnemonic instruction may begin in the second column or beyond. The actual codes are identical with those in the Principles of Operation manual except for the following additions:

- **OCH** defines, like OCT, an octal constant, but only of length 18 bits (half-word)
- **TRACE** at simulation time gives a display of the IOP (excluding channel registers or control memory.)
- **NOTR** halts the trace initiated by TRACE
- **DUMP a,b** dumps control memory and main memory: 'a' and 'b' designate (in units of 1/4 K words) the amount of control and main memory, respectively, to be dumped (where either or both operands are optional, having a default=0).

**Flags:** The flags to set bits in the assembler instructions must immediately follow the operation code (no blanks). A blank will halt the search for flags. The flags and their meanings for each instruction class are given below:

1. Engine class
   - ! - exit bit set
   - ? - link bit set
   - ' - return bit set
2. Single operand class
   - * - use shift counter as it is - no operand will be scanned.
     (invalid for the COMplement instruction)
3. Transfer class
   - * - indirect (scratch memory)
     - ! - Transfer or exit (TY=11)
     - ' - Transfer or return (TY=10)
4. Data and control class
   - ! - exit bit set
   - ? - return bit set
   - * - indirect - for RIOP, WIOP, RGEN, WGEN, only - access IOP memory

---

1. An apostrophe may be used in place of the exclamation mark; in either instance the apostrophe will always be printed.
2. If a ! is erroneously used, it will not appear on a listing -- be careful!
Notes on the Data Class instructions -- Description of Read Main Memory Indirect

(refer to IOP manual - form B07003-2, IC7000 CPU Model 2,3, or Principles
of Operation, form 807003-2).

RM and WM    BR=00    (AC1 and AC2)
RMDIR        BR=11    (AC1,AC2, and Directive Register)
RMDN         BR=10    (AC1,AC2, and Directive Register 0-6, 14-17)
RMWD,RMIND   BR=01    (AC1,AC2, and Directive Register 7-13, 18-35)

Operands

A missing operand will produce an error message. Following is a summary
of the operand requirements for each instruction class (and sub-classes when
necessary). Only Immediate operands can be negative. Blanks are not permitted
in the operand field. Otherwise an operand may be any of the following:

1. the location counter (*), a full word address
2. a label
3. a number (octal or decimal) - cannot exceed +32767 or be less than
   -32768 (implementation restriction) except on OCT, OCH, and VFD
   octal operand.
4. an expression involving (1), (2), and (3) above and '+', '-',
   or '*', except only one forward reference is allowed and the
   forward reference, if X, cannot appear as -X, or *X.

Engine Class

(i) immediate instructions
A, I
(ii) scratch memory instructions (except)
A, E
(iii) CLR, ZERO, LDl
A

1 The pseudo immediate instructions (CM, SM, etc.) which require a
two's complement of the second operand are also A, I.
Single Operand Class

(i) COM A
(ii) SCT* none
(iii) SCT, ROT S
(iv) (SRT, SLT) A, S
(v) (SRT*, SLT*, ROT*) A

Transfer Class

(i) (EXIT, NOP, RET) none
(ii) direct T
(iii) indirect E

Control Class

none
Data Class

(i) RIOP, WIOP
(ii) RIOP*, WIOP*
(iii) (RM, RMIND, RMDN, RMDIR, WM, RMDW)
(iv) STO
(v) RGEN, WGEN
(vi) RGEN*, WGEN*

Explanation of symbols

A - accumulator specification (bits 3-4)
I - immediate operand (bits 6-17)
E - scratch memory operand (bits 13-17)
S - shift count specification (bits 11-17)
T - direct transfer address (bits 8-17)
G - IOP memory address (bits 8-17)
F - general register (bits 14-17)

Overflow

Overflow is checked for in all the above fields. This produces the error diagnostic '08'.

Pseudo commands

ORG, BSS, EQU -- a single operand, not forward referenced
OCT, OCH -- a numeric character string of precisely 12 and 6 characters, respectively.
VFD -- a minimum of one bit specification (e.g. 36/value). Any number of bit specifications per command of which at most two are forward referenced (see (5) on page 6).
Examples

(i) \text{ORG} XXXX \hspace{1cm} XXXX is a decimal number less than 1024
\text{ORG} 0/XXXX \hspace{1cm} XXXX is an octal number less than 1777
\text{ORG} Label \hspace{1cm} label must be defined
\text{ORG} expression \hspace{1cm} variables may be any of the above three.
\hspace{1cm} '+' , '-' , and '*' are the only valid operators.

(ii) \text{BSS} \hspace{1cm} \text{<same as above>} reserves a number of words equal to
\hspace{1cm} \text{the value of the operand}

(iii) \text{EQU} \hspace{1cm} \text{<same as above>} sets the label of this source card to
\hspace{1cm} \text{the value specified by the operand}

(iv) \text{OCT} \hspace{1cm} XXXXXXXXXXX \hspace{1cm} 12 octal characters - stored in a full word
\text{OCH} \hspace{1cm} XXXXXX \hspace{1cm} 6 octal characters - stored in a half word
\hspace{1cm} A check is made for a digit greater
\hspace{1cm} \text{than 7 on both OCT and OCH.}

(v) \text{VFD} \hspace{1cm} X_1/E_1, X_2/E_2, \ldots, X_n/E_n \hspace{1cm} \text{where } X_1, \ldots, X_n \text{ may be either}
\hspace{1cm} \begin{align*}
\text{(a)} & \hspace{1cm} \text{a positive decimal number, or} \\
\text{(b)} & \hspace{1cm} \text{a decimal number preceded by the letter '0' which specifies}
\hspace{1cm} \text{that the corresponding } E_1 \text{ is to be considered octal.}
\end{align*}
\hspace{1cm} X_1 + X_2 + \ldots + X_n \text{ must be exactly equal to 36.}
\hspace{1cm} E_1, E_2, \ldots, E_n \text{ may have any of the following forms if the}
\hspace{1cm} \text{corresponding } X_i \text{ is not preceded by the letter '0':}
\hspace{1cm} \begin{align*}
\text{(1)} & \hspace{1cm} \text{a numeric character string} \\
\text{(2)} & \hspace{1cm} \text{a label} \\
\text{(3)} & \hspace{1cm} \text{an expression involving either or both of the above.}
\end{align*}
\hspace{1cm} \text{Only two } E_i \text{'s are allowed to have forward references and only}
\hspace{1cm} \text{one forward reference per each of these two } E_i \text{'s. If the}
corresponding $X_i$ is preceded by the letter '0', then $E_i$ must be an octal numeric string (no labels or expressions).

(c) Note: If $X_i$ specifies octal (preceded by the letter 0) then it may be $\leq 36$; otherwise, $X_i > 15$ will produce a warning message since an implementation restriction will produce a truncation to 15 bits.

**Octal Representation**

A number (or E field in the VFD command) is made octal by preceding it with '0/' (e.g. 036/XXX for the VFD command).

The syntax of the operand field is similar to that in the ICAP Manual except possibly for the following:

1. Blanks will terminate an operand field; it must be packed.
2. Expressions are allowed (addition, multiplication, and subtraction)
3. Forward references are allowed, but only one per operand. Suppose 'X' is a forward reference: 'X*N' is not allowed if 'X' is a forward reference, but 'X-N' or 'X+N' is allowed. ('-X' is not)
4. Forward referencing in the VFD command is permitted, but only two forward references within the 36 bit word. Expressions are allowed in the VFD operands (exception, see (5)).
5. The VFD operand before a '/' must be numeric (except for an optional preceding '∅'). If the '∅' is there, then the field following the slash must be numeric - no expressions are permitted in this case.
6. At least one blank between comments and operand fields
7. In VFD, if the slash operand is not octal, then only 15 bits of **significance are kept.**
JCL - Assembler Execution

To execute an assembly and/or simulation do the following:

(1) Under CRBE

(i) Create and save an FLIST file as follows (with your own JOB card in place of line 100):

```
100 //HDCCXXX JOB 'HDCCSCG',039,L=10K,CLASS=F,REGION=300K,GRAPH=YES
200 //STEP1 EXEC PLOADCO
300 //GO.SYSLIB DD DSN=USER.HES.V5PLLIB
400 //GO.SYSLIN DD DSN=PUBLIC.JEGLIBRARY(COHEMP),UNIT=2314,
500 // VOL=SER=PUB003,DISP=(OLD,KEEP)
600 //GO.SOURCE DD DSN=STEP1,DISP=NEW,UNIT=SYSDA,
700 // DCB=(RECFM=FB,LRECL=132,BLKSIZ=3432),SPACE=(TRK,(10,1))
800 // GO.COREMAP DD DSN=STEP1,DISP=NEW,UNIT=SYSDA,SPACE=(TRK,(5,1)),
900 // DISP=(NEW,PASS),DCB=(RECFM=FB,LRECL=80,BLKSIZ=400)
1150 //GO.SYS1!! DD *
1175 /*
1180 /*
1200 //STEP2 EXEC PLOADCO,COND=(8,LE,STEP1.GO)
1300 //GO.SYSLIB DD DSN=USER.HES.V5PLLIB
1400 //GO.SYSLIN DD DSN=PUBLIC.JEGLIBRARY(SCHL1M),UNIT=2314,
1500 // VOL=SER=PUB003,DISP=(OLD,KEEP)
1900 //GO.MAURICE DD DSN=*,STEP1.GO,DISP=(OLD,PASS)
2200 //GO.HOWARD DD DSN=PUBLIC.JEGLIBRARY(SCHL2M),UNIT=2314,
2300 // DISP=(OLD,KEEP),DCB=(RECFM=FB,LRECL=80,BLKSIZ=400),
2400 // VOL=SER=PUB003
```

STEP1 refers to the assembler GO step, and STEP2 refers to the interpreter GO step. On STEP2, 'COND=(8,LE,STEP1.GO)' is used to allow execution of the interpreter only if the error severity is 4 (warning) or less.

FARM = '/'DEBG' on the STEP2 statement will invoke a limited trace by the simulator (see page 17).

(ii) Fetch, as your active file, the assembler source code, including control cards.

(iii) SUBMIT the file created under (i) above (takes the active file as the input source).
(2) Under WYLBUR (suggestion)

(i) Create and save three files:
   (a) #IOPASML - line numbers 100-1150 above
   (b) #IOPASM2 - line numbers 1180-2400 above
   (c) SOURCE - your assembler source code

(ii) Create and save a fourth file consisting of the lines:

   USE #IOPASML ON WYLXXX
   COPY ALL TO END FROM SOURCE ON WYLXXX
   COPY ALL TO END FROM #IOPASM2 ON WYLXXX
   RUN

(iii) If the file in (ii) is called #DOIOP and resides on WYLXXX, then type: EXEC FROM #DOIOP ON WYLXXX

(3) In your file(s) there are four GO. cards

(i) GO.SOURCE specifies a temporary data set on which to write the source records, a record oriented file (see PL/I).

(ii) GO.COREMAP is a stream oriented file on which a map of control memory is written (a continuous stream of 36 bit words).

(iii) GO.MAURICE is the same file as GO.COREMAP; it is the source of the object code for the interpreter.

(iv) GO.HOWARD is a map of main memory in stream format.

(4) Permanent Object Module

To create a permanent object module, change the DSNAME on //GO.COREMAP to be a permanent data set (or member). Change DISP to '(OLD,KEEP)' and UNTT to '2314'. Specify VOL=SER=XXX. Then to use this permanent object code, run STEP2 described above, with DISP on the GO.MAURICE DD statement changed to '(OLD,KEEP)'.

OUTPUT ($$LIST specified as a control card)

If any control cards are included, they will be listed on the first page. Any terminal errors will appear on a second page.

There are two sections of OUTPUT; the source listing (and code), and the cross reference table.

(1) SOURCE Listing

(a) LOCATION - first column

(i) this specifies the octal address of the instruction or pseudo instruction on the source record, unless

(ii) the pseudo code is EQU, in which case the value listed is the octal value of the equate

(iii) comment cards have this column left blank.

(b) INSTRUCTION - second column

(i) The octal representation of the code generated for the two 18 bit instructions, or

(ii) EQU, BSS, and ORG do not generate anything for this field.

(c) SEQ - third column

This is a card counter and is used in the cross reference table.

(d) ERR - fourth column

The error code, if any, is generated by the source statement.

'*' means more than one error was found, and '$' means

(i) a NOP was inserted in the second half of the previous instruction because the current statement must begin on a fullword boundary, or

(ii) a NOP was inserted in the second half of the current instruction because the instruction in the first half is CALL.

(e) The remainder of the print line is simply the card image.
(2) Cross Reference Table

(i) Symbols (or labels) are listed in alphabetical order in column two (headed by SYMBOL).

(ii) Column one - DEFN specifies the card sequence number at which the symbol was originally defined.

(iii) Column three - VALUE specifies the value (in octal) of the symbol (usually) the location counter at which it is defined - exception, EQU).

(iv) Column four - ADDRESS specifies descending list of card sequence numbers on which the symbol appears.

(3) Final Lines

There are three final lines. These lines are printed even if the $$LIST control card is omitted. The first prints the number of errors found in the program. This will not necessarily agree with the number of error codes found under ERR, since, at present, error recovery is made on warnings (severity=4), and at most only one error diagnostic can be printed for each source statement; thus, multiple errors are counted but not shown if greater than two. The second line prints the maximum error severity encountered, and the third line prints the number of times a NOP was inserted due to a fullword boundary alignment (if no such instances, then this line is omitted).

System Errors

If a system error occurs, an on-unit will list the 'on-code'. (see PL/I(F)V5 reference manual, page 310). The current source statement will be listed. Under it will be a vertical bar showing the current position of the scan pointer. Then the assembler will "pretend" that an end of file has been reached (e.g., a missing 'END' statement).
Terminal Errors

The only terminal errors at present occur when

(i) the location (or instruction) counter exceeds 1023, or
(ii) the number of input source statements exceeds 3000, or
(iii) symbol table overflow occurs.

Case (i) is an implementation-free error since control memory is 1K. If the error occurs on a ORG or BSS, the instruction is ignored*. The error diagnostic 'OL' appears, and a severity of 12 is issued (this allows further processing). Otherwise, if any other instruction forces the program to exceed control memory capacity,

(a) the 'OL' diagnostic appears on the card
(b) the first page will contain a line indicating the particular terminal error involved
(c) the severity will be equal to 16
(d) Endfile of SYSIN is signalled.

Case (ii) is not implementation-free. An arbitrary (meaning it can be changed) limit of 3000 input statements is built into the program. The CCLASS array dimension must be enlarged and the error check statement changed. This also produces a message on the first page, indicating this particular terminal error.

Case (iii) is also implementation dependent - a maximum of 512 symbols is permitted. This can also be changed (see the documentation on the internals of the assembler).

Completion Code

The return code issued at the completion of the assembler GO STEP is either 0,4,8,12, or 16; i.e., the highest severity error encountered during compilation. This allows you to control the circumstances under which you desire the simulator to execute the object code generated (see JCL).

* However, BSS and ORG automatically force boundary alignment. This in itself may produce the terminal error even though the illegal operand has been ignored.
Error Messages

(1) Severity - All error messages have a severity. The highest severity found is given as the return code from STEP1. Execution of STEP2 is governed by the setting of the COND parameter (see 360/JCL Manual). The severities are shown in the table below:

<table>
<thead>
<tr>
<th>SEV</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>warning</td>
</tr>
<tr>
<td>8</td>
<td>error</td>
</tr>
<tr>
<td>12</td>
<td>severe error</td>
</tr>
<tr>
<td>16</td>
<td>terminal error (see below)</td>
</tr>
</tbody>
</table>

(2) Error messages occur on the output listing in the column entitled ERR (see Output section). An error immediately terminates code generation for that source card, unless it is only a warning message (see next page). Multiple errors on one source card cannot be shown simultaneously, but a '*' indicates that more than one was found. In most instances, a HALT is inserted as the code is generated. If the error occurs in or beyond the operands field, then one or two HALTS's, respectively, will be generated depending on whether the operation code specifies an 18 or 36 bit word. Finally, the 'undefined label error', 'UL', is also shown in the cross reference table under the VALUE column by inserting the word 'UNDEF'.

(3) Exception - If an undefined label operand occurs on either an EQU or an ORG, then the 'UL' diagnostic will not appear, but the 'NF' message will be listed. Not even a '*' will appear in place of 'UL'.
<table>
<thead>
<tr>
<th>SEV</th>
<th>CODE</th>
<th>MEANING</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>CO</td>
<td>Operand constant magnitude ( &gt; 32767 or &lt; -32768)</td>
</tr>
<tr>
<td>8</td>
<td>DP</td>
<td>Each operand of the DUMP statement must be numeric and less than or equal to three and greater than or equal to zero.</td>
</tr>
<tr>
<td>8</td>
<td>IB</td>
<td>In VFD command - the number of bits specified exceeds 36</td>
</tr>
<tr>
<td>12</td>
<td>IC</td>
<td>Invalid op code</td>
</tr>
<tr>
<td>4</td>
<td>IF</td>
<td>Illegal flag(s) following the op-code</td>
</tr>
<tr>
<td>12</td>
<td>IL</td>
<td>Slash(es) in label operand or 1st character is not alphanumeric</td>
</tr>
<tr>
<td>8</td>
<td>IN</td>
<td>Invalid numerical field</td>
</tr>
<tr>
<td>12</td>
<td>IO</td>
<td>Invalid operand</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(1) First char of label operand is not alphabetic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(2) * precedes expression</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(3) '* left on stack</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(4) syntactical error</td>
</tr>
<tr>
<td>12</td>
<td>IS</td>
<td>Invalid label ( &gt; 10 characters)</td>
</tr>
<tr>
<td>8</td>
<td>LB</td>
<td>Label must be followed by blank</td>
</tr>
<tr>
<td>12</td>
<td>LL</td>
<td>Last column reached while scanning operand to right of '/' in VFD command</td>
</tr>
<tr>
<td>12</td>
<td>MD</td>
<td>Multiply defined label</td>
</tr>
<tr>
<td>12</td>
<td>MO</td>
<td>Last column is reached while still scanning operand, or missing operand</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(2)</td>
</tr>
<tr>
<td>12</td>
<td>NF</td>
<td>The operand of an EQU or ORG (Origin) or BSS (Block starting symbol) cannot be forward referenced</td>
</tr>
<tr>
<td>12</td>
<td>NG</td>
<td>Negative operand</td>
</tr>
<tr>
<td>4</td>
<td>NL</td>
<td>In an EQU (Equate) there should be a label</td>
</tr>
<tr>
<td>SEV</td>
<td>CODE</td>
<td>MEANING</td>
</tr>
<tr>
<td>-----</td>
<td>------</td>
<td>---------</td>
</tr>
<tr>
<td>12</td>
<td>NR</td>
<td>Too many forward references in a single operand</td>
</tr>
<tr>
<td>12</td>
<td>NO¹</td>
<td>(1) More than 5 operands in an expression</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(2) More than 4 operators in an expression</td>
</tr>
<tr>
<td>12</td>
<td>OL</td>
<td>The location counter is greater than 1023. ORG and BSS are ignored</td>
</tr>
<tr>
<td>8</td>
<td>ON</td>
<td>OCT operand is not numeric or has a digit &gt; 7</td>
</tr>
<tr>
<td>12</td>
<td>OP¹</td>
<td>Not a valid operator (must be '+', '*', or '-')</td>
</tr>
<tr>
<td>8</td>
<td>OS</td>
<td>Operand overflow (truncation error) - warning in the case of a VFD operand (severity=4)</td>
</tr>
<tr>
<td>8</td>
<td>TO</td>
<td>Comma follows the 2nd operand</td>
</tr>
<tr>
<td>12</td>
<td>UL</td>
<td>Undefined label</td>
</tr>
<tr>
<td>12</td>
<td>VF</td>
<td>Field in VFD operand is greater than 10 characters long</td>
</tr>
<tr>
<td>4</td>
<td>VN</td>
<td>Number to left of slash in VFD command is greater than fifteen, or equal to zero</td>
</tr>
<tr>
<td>12</td>
<td>VO</td>
<td>Operand to right of slash in VFD command ('E' operand) is not numeric</td>
</tr>
<tr>
<td>12</td>
<td>VR</td>
<td>Too many forward references in VFD command (more than 2)</td>
</tr>
</tbody>
</table>

¹ These error messages may never occur (I can find no examples), but they remain in case such situations could occur, thus preventing a system error.
The IOP Interpreter program reproduces, as far as possible, the actual IOP. (Form 807003-2)

The program is composed of 3 main parts:

- Scheduler
- Decoder
- Service Routines: Display, Dump, Error

The object code is run using the SLAC WYLBUR file

MLS.CG.LIB(IOP) on WYLO03, which has the following JCL for Release 18, MVT, and HASP. The PLI(F) version 5 library must be used.

```
// JOB 'MLS$CG,(SCHLUMBERGER)',057,PRTY=8,CLASS=E,REGION=150K
// EXEC PLLOADGO, PARM='/DEBUG'
// GO.SYSLIB DD DSN=USER.HES.V5PLLib
// GO
// GO.SYSLIB DD DSN=PUBLIC.JEG.0VPCCALC(SCHLUM1),DISP=(OLD,KEEP),
// UNIT=2314,DCB=(RECFM=F8,LRECL=80,BLKSZ=400),VOL=SER=PUB002
// GO.MAURICE DD DSN=PUBLIC.JEG.0VPCCALC(SCHLUM3),DISP=(OLD,KEEP),
// UNIT=2314,DCB=(RECFM=F8,LRECL=80,BLKSZ=400),VOL=SER=PUB002
// GO.HOWARD DD DSN=PUBLIC.JEG.LIBRARYP(SCHLUM2),DISP=(OLD,KEEP),
// UNIT=2314,DCB=(RECFM=F8,LRECL=80,BLKSZ=400),VOL=SER=PUB003
```

The source program is, along with its JCL for compilation, in the SLAC WYLBUR file

MLS.CG.PL1FUN on WYLO01.

Currently, the simulator needs 150K for running and runs up to 500 miniflow instructions per second.
Scheduler

Does the "wired-in-sequence" part of the job, except for a few features:

- manual switch
- reset stop

Furthermore, no display register has been implemented; we don't have any interpreted lights.

Decoder

Decodes and simulates instructions, as specified in the IOP Manual (Form 807003-2).

There are a few exceptions which we hope won't interfere with simulation:

In the control class operand, bits 15, 16, 17 are used for decoding, with the following meanings (in octal):

- 0: Halt IOP
- 1: Unhang CPU (sets a flag for the MLP)
- 2: Set CPU trap
- 3: Noop (+ warning)
- 4: Set trace: gives a "display" at the end of each instruction
- 5: No trace, stops the previous
- 6: Dump: dumps the current state of the IOP, including channel registers and more or less of control and main memory, depending on the operands.
For Rotate AC and Normalize, we have ignored bit 4 in the decoding.

When normalizing, we issue a warning message if the AC is zero, and produce a Noop.

If, in the engine class, you try to manipulate all 3 AC's with something else than a Pass, a warning message will be issued, and all 3 AC's will be or-ed to form the AC operand before the specified operation is executed.

Data Access Class - Nothing is set for reading CPU control memory direct: IXUS should eventually do the job. So, we warn you and issue a Noop.

Error and Warning Messages

- *TILT*  
  Too many errors, stops you, set presently at 10 errors or warnings, prevents you from some bad and useless loops, and gives you a general dump.

- No 3 ACs  
  Warning

- Zero Value Normalize  
  Warning

- Illegal instruction  
  Displays, stop

- Out of bounds  
  Displays, ignores the command (call or return), goes to the next one sequentially.

- Illegal operation on channels  
  Dumps channel registers, stops.

- Scratch memory  
  Displays, Noop

- SM5  
  Dumps, stops

- Cannot yet interpret  
  Displays, Noop
Restrictions
- 1K of main core, (statement #3 in IOP) but both main and control core are writable
through the PL/I files named HOWARD (main) and MAURICE (control). These have
as DD cards:

```
//GO.MAURICE DD DSN=PUB.JEG.OVPCALC(SCHLUM3),DISP=(OLD,KEEP),
//UNIT=2314,DCB=(RECFM=FB,LRECL=80,BLKSIZE=400),VOL=SER=PUB002
//GO.HOWARD DD DSN=PUB.JEG.LIBRARY(SCHLUM2),DISP=(OLD,KEEP),
//UNIT=2314,DCB=(RECFM=FB,LRECL=80,BLKSIZE=400),VOL=SER=PUB003
```

- Both files HOWARD and MAURICE are PL/I STREAM, LIST files containing only
coresmaps in sequential order. See Appendix for example of a program which
loads HOWARD.
- Stops after 10 messages.
- The channels are considered as 4 independent entities, the registers of which
you read or write, but these channels are not yet either real or simulated, so
you cannot get much out of them.
- There is a limit on the number of interpreted instructions which is presently
set at 1500.

Output
- Through TRACE and DUMP commands, and at the end, you can have a good idea of
what goes on.
- Right now the IOP is simulated just be itself without being linked to the MLP
and real channels. As long as it doesn't have any I/O through channels, you
cannot utilize true "output".

A few details:
- There are a few debugging features left in the program that you can set by
indicating PARM = '/DEBUG' on the EXEC card in the WYL.CG.MLS.LIB(IOP) file.
It gives the code of instructions interpreted and whatever is stored to main and
control core.
MEMORY RESET PROGRAM

RESET: PROCEDURE OPTIONS(MAIN);
DECLARE HOYARD FILE STREAM OUTPUT;
DECLARE MEMORY(0:1023) INITIAL ((1024) O) BIT(36);

MEMORY(0)='0110101000000000000000000000000000'B;
MEMORY(1)='0100010000000000000000000000000000'B;
MEMORY(2)='01011110000000000000000000000000000101'B;
MEMORY(3)='000001000000000000000000000000001010'B;
MEMORY(4)='010000000000000000000000000000001010'B;
MEMORY(5)='1100001000000000000000000000000000010'B;
MEMORY(6)='001000100000000000000000000000000010'B;
MEMORY(7)='1110000000000000000000000000000000011'B;
MEMORY(8)='1010010000000000000000000000000000100'B;
MEMORY(9)='000001000000000000000000000000001001'B;
MEMORY(10)='100011100000000000000000000000000111'B;
MEMORY(11)='101011000000000000000000000000001011'B;
MEMORY(12)='000001000000000000000000000000001111'B;
MEMORY(13)='001010100000000000000000000000010010'B;
MEMORY(14)='000001000000000000000000000000001010'B;
MEMORY(15)='100011000000000000000000000000001011'B;
MEMORY(16)='001010000000000000000000000000011011'B;
MEMORY(17)='100110000000000000000000000000001111'B;
MEMORY(18)='000001000000000000000000000000001110'B;
MEMORY(19)='010001000000000000000000000000001000'B;
MEMORY(20)='011010000000000000000000000000000001'B;
MEMORY(21)='000001000000000000000000000000000010'B;
MEMORY(22)='0 '
MEMORY(23)='000000000000000000000000000000000001'B;
MEMORY(24)='000000000000000000000000000000000010'B;
MEMORY(25)='0000000000000000000000000000000000010'B;
MEMORY(26)='0000000000000000000000000000000000011'B;
MEMORY(27)='0000000000000000000000000000000000010'B;
MEMORY(28)='0000000000000000000000000000000000011'B;
MEMORY(29)='0000000000000000000000000000000000010'B;
MEMORY(30)='0000000000000000000000000000000000010'B;
MEMORY(31)='0000000000000000000000000000000000011'B;
MEMORY(32)='0000000000000000000000000000000000011'B;
MEMORY(33)='0000000000000000000000000000000000010'B;
MEMORY(34)='0000000000000000000000000000000000010'B;
MEMORY(35)='0000000000000000000000000000000000010'B;
PUT FILE(HOWARD) LIST 
    ((MEMORY(I) DO I=0 TO 1023));
END;
The following amendments have been made to the IOP Miniflow assembler so that an assembly source deck for this assembler will also be compatible with the ICAP II assembler, used at the Standard Computer Corporation in Santa Ana. Thus, this will facilitate testing of IOP programs in Santa Ana. A note has been added concerning control cards required to run an assembler under ICAP II and the remaining small differences between the two assemblers.

Changes Made to Miniflow Assembler

1. The mnemonic for the VFD command has been changed from 'VFD' to 'DATA'.
2. The delimiter used in the operand field of a DATA command has been changed from '/' to ':'.
3. An octal specification in a VFD command has been altered from \texttt{\$NN/XXX} to \texttt{NN:OXXX}, i.e. a number preceded by a zero indicates that the number is octal and not decimal.
4. The specification of an octal number in the operand field of an instruction has been changed from \texttt{\$/XXX} to \texttt{OXXX}, i.e. a number preceded by a zero indicates that the number is octal and not decimal.
5. The OCT and OCR commands have been combined into the OCT command with the option of one or two operands. The specification of one six digit octal operand (no leading zero required) causes the number to be loaded into the next available 18 bits. Two six digit octal operands separated by a ',', cause alignment to a word boundary and the insertion of the two numbers into the respective halves of the next 36 bit word.

Examples:

\begin{verbatim}
OCT 213675
OCT 140001, 234567
\end{verbatim}

6. NOP's are now inserted after EXIT and RETURN, if either of these instructions occurs in the first half of a word.
Notes on the ICAP II Assembler and Miniflow Loader

The ICAP II Assembler accepts either BCD or EBCDIC cards as input; the default is EBCDIC. Hence any deck used at SLAC can also be used with ICAP II, without the need for conversion to BCD.

The control card used with the Miniflow Assembler must be replaced by an ICAP II control card when this assembler is being used. The ICAP II control card is punched $IOP (beginning in column 1).

Various options which can be specified on this card are detailed in the ICAP II Language Manual (FORM 801027) pages 60-61.

The Miniflow Loader uses the first 100 (octal) words of $IOP control store; thus, these locations should be used for storage only and not contain part of a miniflow program. Otherwise, the Loader will be overwritten and loading will cease. The only exception to this is that a transfer instruction to the start of the program should be assembled into location zero. The Loader branches to location zero and executes the instruction there on completion of loading.
Remaining Differences Between ICAP II and the Miniflow Assembler

1. In the Miniflow Assembler '*’ may be used to signify the current value of the location counter. In ICAP II, the use of '*' in an operand field (except to indicate multiplication) is not valid. Labels must be specified to obtain a similar effect.

2. The Miniflow Assembler allows one to use a subset of the capabilities offered by ICAP II. The facilities offered by ICAP II over the Miniflow Assembler include macro expansion, arithmetic using any radix, definition of new instructions. A full description of ICAP II is given in "ICAP II Language - Programmers' Guide", Standard Computer Corporation, Form 801027.
5. THE ICAP II SUPERVISOR

The ICAP II system may be augmented by the user to include pre-defined definitions for any number of target systems (see the ICAP II System Programmer's Guide, Form [for the method of augmenting the system]. A supervisory program selects the particular set of definitions required for a given assembly. In addition, the user may specify several assembly options to the supervisor.

SUPERVISOR CONTROL CARDS

The supervisor is directed by control cards which are described in the following paragraphs.

$Systemname Card

The format of this control card is:

```
1
$systemname  deckname  options
```

The $ in column 1 identifies the card as a control card. Systemname is a five character name that selects the particular pre-defined set of definitions for the assembly run. A control card punched "$ICAP" will cause the basic assembler to be selected with no pre-defined definitions. Deckname is a five character name which is retained by the system and reproduced into columns 73 thru 78 of the object deck. One or more blanks must separate "systemname" from "deckname" on the supervisor control card. A deckname is not required. One or more blanks must separate the options field from the deckname. However, if a deckname is not used, at least 11 blank columns must separate the options from the systemname. The options field is a string of key words separated by commas and terminated by a blank. The options field may be left blank. The following paragraphs describe the options. Some of the options are shown in pairs. When neither option of the pair is given on the control card, the underlined option is assumed.
029 indicates the source deck was punched using the IBM 029 key punch character set. 026 indicates the source deck was punched using the IBM 026 key punch character set.

The DECK option indicates that an object deck is to be produced. NODECK indicates that an object deck is not to be produced.

The PUNCH option indicates that the object program is to be punched on the on-line card punch. BINTAP indicates that the object is to be produced on a tape unit. These options are ignored if the NODECK option is specified.

The LIST option indicates that the assembly listing is to be printed with the on-line printer. BCDTAP indicates the assembly listing is to be produced on tape.

The LOAD option indicates that the pre-defined loader program is to precede the object deck. This option is ignored if the NODECK option is specified or if there is no pre-defined loader for the system selected. See the ICAP II System Programmer's Guide, for the method of incorporating a loader with the defined system.

The XREF option indicates that a cross reference of label symbols used in the source program is to be printed at the end of the assembly listing.

The ØPREF option indicates that a cross reference of operation symbols used in the source program is to be printed at the end of the assembly listing.

The SYSYM option indicates that certain system symbols are to be defined. This option is used by the system programmer when preparing a new set of pre-defined definitions. See the ICAP II System Programmer's Guide for details.
The purpose of this supplement is to describe the syntax for coding IOP (IC-7000 SPU Inner Computer) MINIFLOW. The statements which follow are included with ICAP II when the $Systemname supervisor control card is punched $IOP (beginning in column 1), indicating an IOP assembly.

**WRITING MINISTEPS**

**The Labels Field**

The labels field may be blank or may contain one or more labels. If a label is present, the location counter will be adjusted so that the ministep occupies the left half of a control storage word. A NOP ministep will be generated when necessary to fill the right half of a word.

**The Operations Field**

The operations field contains the symbolic operation code for the ministep.

Appendix A lists the codes recognized by the assembler. Many of the operations may be suffixed with punctuation flags to indicate secondary operations. The meaning of the flags are as follows:

<table>
<thead>
<tr>
<th>Flag</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>.</td>
<td>Return, the return bit is set. When this flag is used, the following ministep will be assembled in the left half of a word.</td>
</tr>
<tr>
<td>1</td>
<td>Exit, the exit bit is set. When this flag is used, the following ministep will be assembled in the left half of a word.</td>
</tr>
<tr>
<td>?</td>
<td>Link carry and zero. The &quot;L&quot; bit is set for engine class instructions.</td>
</tr>
</tbody>
</table>

**The Operands Field**

The operands field contains zero, one or two operands depending on the ministep operation. See the section OPERATION CODES FOR MINIFLOW, for the operands field format.
DEFINING NEW MINISTEPS

The programmer may define MINISTEPS by using the OPVFD statement. The format of the OPVFD statement is

<table>
<thead>
<tr>
<th>LABELS</th>
<th>OPERATIONS</th>
<th>OPERANDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAME</td>
<td>OPVFD</td>
<td>18:MASK, 18:SKEI, 3:2, 1:T, 32:CODE</td>
</tr>
</tbody>
</table>

where

- **NAME** is the name assigned to the MINISTEP
- **MASK** is a mask that is to be ANDed with the address of the MINISTEP
- **SKEI** is the skeleton for the MINISTEP
- **T** is an indicator of unconditional transfers
  - \( T=1 \), indicates that the MINISTEP is an unconditional transfer, an unconditional return, or an unconditional exit
- **CODE** indicates the type of MINISTEP to be assembled as follows:

<table>
<thead>
<tr>
<th>CODE</th>
<th>MEANING</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Two operands are required; the first is an accumulator. The second is either an immediate operand or a scratch memory address</td>
</tr>
<tr>
<td>1</td>
<td>Two operands are required. The first is an accumulator. The second is an immediate operand. The assembler will insert the one's complement of the operand into the assembled MINISTEP</td>
</tr>
<tr>
<td>2</td>
<td>Two operands are required. The first is an accumulator number. The second is an immediate operand. The assembler will insert the two's complement of the operand into the assembled MINISTEP</td>
</tr>
<tr>
<td>3</td>
<td>One operand required. The operand is a scratch memory address, a channel register address, or a core memory address (IOP, CPU, or main)</td>
</tr>
</tbody>
</table>
No operands required

One operand required. The operand is an accumulator number

Example:

To define a ministep, SUBIM (subtract immediate), the following statement could be used:

```
SUBIM   OPVFD  18:07777,18:0400000,3:3,1:0,32:2
```

The mask 07777 will allow a 12-bit immediate operand. The assembled instruction is 400000 (add immediate). The code of 2 will cause the assembler to generate the two's complement of the immediate operand.

**OPERATION CODES FOR IOP MINIFLOW**

The following table gives the operation codes recognized by the assembler.

The notation used to describe operands is:

- **AC** - the value of the operand is an accumulator number.
- **ADD12** - the value of the expression is the address of main storage, ALP control storage, or SPU control storage.
- **COUNT** - the value of the operand is a shift count.
- **DATA** - the value of the operand is immediate data.
- **LOCATION** - the value of the expression is the location of a ministep.
- **REG** - the value of the expression is the address of a channel or general register.
- **SM** - the value of the expression is the address of a scratch memory cell.
<table>
<thead>
<tr>
<th>NAME</th>
<th>OPERANDS</th>
<th>FLAGS</th>
<th>OCTAL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>AC,SM</td>
<td>.!?</td>
<td>440000</td>
<td>Add scratch to AC</td>
</tr>
<tr>
<td>ADDT</td>
<td>AC,SM</td>
<td>.!?</td>
<td>400000</td>
<td>Test by adding scratch to AC</td>
</tr>
<tr>
<td>ADDX</td>
<td>AC,SM</td>
<td>.!?</td>
<td>441000</td>
<td>Add scratch to AC, use target previous result indicators</td>
</tr>
<tr>
<td>ADMT</td>
<td>AC,DATA</td>
<td>.!?</td>
<td>000000</td>
<td>Test by adding immediate data to AC</td>
</tr>
<tr>
<td>AM</td>
<td>AC,DATA</td>
<td>.!?</td>
<td>040000</td>
<td>Add immediate data to AC</td>
</tr>
<tr>
<td>AND</td>
<td>AC,SM</td>
<td>.!?</td>
<td>540000</td>
<td>AND scratch to AC</td>
</tr>
<tr>
<td>ANDT</td>
<td>AC,SM</td>
<td>.!?</td>
<td>500000</td>
<td>Test by ANDing scratch with AC</td>
</tr>
<tr>
<td>ANDX</td>
<td>AC,SM</td>
<td>.!?</td>
<td>541000</td>
<td>AND scratch to AC using target previous result indicator</td>
</tr>
<tr>
<td>ANM</td>
<td>AC,DATA</td>
<td>.!?</td>
<td>140000</td>
<td>AND immediate data to AC</td>
</tr>
<tr>
<td>ANMT</td>
<td>AC,DATA</td>
<td>.!?</td>
<td>100000</td>
<td>Test by ANDing immediate data with AC</td>
</tr>
<tr>
<td>CALL</td>
<td>LOCATION</td>
<td></td>
<td>412000</td>
<td>Call subroutine</td>
</tr>
<tr>
<td>CALL*</td>
<td>SM</td>
<td></td>
<td>416000</td>
<td>Call subroutine indirectly</td>
</tr>
<tr>
<td>CLR</td>
<td>AC</td>
<td></td>
<td>340000</td>
<td>Clear the AC</td>
</tr>
<tr>
<td>COM</td>
<td>AC</td>
<td></td>
<td>544000</td>
<td>Form one's complement of AC</td>
</tr>
<tr>
<td>EXIT</td>
<td></td>
<td></td>
<td>472000</td>
<td>Exit to scheduler</td>
</tr>
<tr>
<td>HALT</td>
<td></td>
<td>.!</td>
<td>644000</td>
<td>Halt the SPU</td>
</tr>
<tr>
<td>LD</td>
<td>AC,SM</td>
<td>.!?</td>
<td>740000</td>
<td>Load AC from scratch</td>
</tr>
<tr>
<td>LD1</td>
<td>AC</td>
<td>.!</td>
<td>740031</td>
<td>Load A 1 into AC</td>
</tr>
<tr>
<td>LDM</td>
<td>AC,DATA</td>
<td></td>
<td>340000</td>
<td>Load immediate data to AC</td>
</tr>
<tr>
<td>LDX</td>
<td>AC,SM</td>
<td>.!?</td>
<td>741000</td>
<td>Load AC from scratch, use target previous result indicators</td>
</tr>
<tr>
<td>NOP</td>
<td>LOCATION</td>
<td>.!</td>
<td>442000</td>
<td>No Operation</td>
</tr>
<tr>
<td>OR</td>
<td>AC,SM</td>
<td>.!?</td>
<td>640000</td>
<td>OR scratch to AC</td>
</tr>
<tr>
<td>NAME</td>
<td>OPERANDS</td>
<td>FLAGS</td>
<td>OCTAL</td>
<td>DESCRIPTION</td>
</tr>
<tr>
<td>------</td>
<td>----------</td>
<td>-------</td>
<td>-------</td>
<td>-------------</td>
</tr>
<tr>
<td>ORM</td>
<td>AC, DATA</td>
<td></td>
<td>240000</td>
<td>OR immediate data to AC</td>
</tr>
<tr>
<td>ORMT</td>
<td>AC, DATA</td>
<td></td>
<td>200000</td>
<td>Test by ORing immediate data with AC</td>
</tr>
<tr>
<td>ORT</td>
<td>AC, SM</td>
<td>.! ?</td>
<td>600000</td>
<td>Test by ORing scratch with AC</td>
</tr>
<tr>
<td>ORX</td>
<td>AC, SM</td>
<td>.! ?</td>
<td>641000</td>
<td>OR scratch to AC using target previous result indicators</td>
</tr>
<tr>
<td>RCPU</td>
<td>ADDR</td>
<td></td>
<td>744000</td>
<td>Read CPU storage</td>
</tr>
<tr>
<td>RCR</td>
<td>REG</td>
<td></td>
<td>774000</td>
<td>Read Channel Register</td>
</tr>
<tr>
<td>RET</td>
<td></td>
<td></td>
<td>462000</td>
<td>Return from subroutine</td>
</tr>
<tr>
<td>RGEN</td>
<td>REG</td>
<td>.!</td>
<td>635000</td>
<td>Read General register</td>
</tr>
<tr>
<td>RGEN*</td>
<td>SM</td>
<td>.!</td>
<td>635200</td>
<td>Read General register indirect</td>
</tr>
<tr>
<td>RIOP</td>
<td>ADDR</td>
<td></td>
<td>754000</td>
<td>Read IOP storage</td>
</tr>
<tr>
<td>RIOP*</td>
<td>SM</td>
<td>.!</td>
<td>764000</td>
<td>Read IOP storage indirect</td>
</tr>
<tr>
<td>RM</td>
<td>SM</td>
<td>.!</td>
<td>605000</td>
<td>Read Main storage indirect</td>
</tr>
<tr>
<td>RMDIR</td>
<td>SM</td>
<td>.!</td>
<td>605300</td>
<td>Read Main storage indirect to directive register</td>
</tr>
<tr>
<td>RMDN</td>
<td>SM</td>
<td>.!</td>
<td>605200</td>
<td>Read Main storage indirect to directive and N fields</td>
</tr>
<tr>
<td>RMIND</td>
<td>SM</td>
<td>.!</td>
<td>605100</td>
<td>Read Main storage indirect to indirect field</td>
</tr>
<tr>
<td>ROT</td>
<td>COUNT</td>
<td></td>
<td>504000</td>
<td>Rotate AC1 and AC2 left</td>
</tr>
<tr>
<td>ROT*</td>
<td></td>
<td></td>
<td>504200</td>
<td>Rotate AC1 and AC2 left, use present count</td>
</tr>
<tr>
<td>SCT</td>
<td>COUNT</td>
<td></td>
<td>514000</td>
<td>Shift AC1 left and count zero's</td>
</tr>
<tr>
<td>SLT</td>
<td>AC, COUNT</td>
<td></td>
<td>404000</td>
<td>Shift AC left</td>
</tr>
<tr>
<td>SLT*</td>
<td>AC</td>
<td></td>
<td>404200</td>
<td>Shift AC left, use present count</td>
</tr>
<tr>
<td>SRT</td>
<td>AC, COUNT</td>
<td></td>
<td>444000</td>
<td>Shift AC right</td>
</tr>
<tr>
<td>SRT*</td>
<td>AC</td>
<td></td>
<td>444200</td>
<td>Shift AC right, use present count</td>
</tr>
<tr>
<td>NAME</td>
<td>OPERANDS</td>
<td>FLAGS</td>
<td>OCTAL</td>
<td>DESCRIPTION</td>
</tr>
<tr>
<td>-------</td>
<td>----------</td>
<td>-------</td>
<td>--------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>STO</td>
<td>AC, SM</td>
<td>.1</td>
<td>644000</td>
<td>Store AC into scratch</td>
</tr>
<tr>
<td>TC</td>
<td>LOCATION</td>
<td>.1</td>
<td>502000</td>
<td>Transfer on carry</td>
</tr>
<tr>
<td>TC*</td>
<td>SM</td>
<td>.1</td>
<td>506000</td>
<td>Transfer indirect on carry</td>
</tr>
<tr>
<td>TCNZ</td>
<td>LOCATION</td>
<td>.1</td>
<td>702000</td>
<td>Transfer on carry and not zero</td>
</tr>
<tr>
<td>TCNZ*</td>
<td>SM</td>
<td>.1</td>
<td>706000</td>
<td>Transfer indirect on carry and not zero</td>
</tr>
<tr>
<td>TERM</td>
<td></td>
<td>.1</td>
<td>644003</td>
<td>Set a CPU terminate request</td>
</tr>
<tr>
<td>TNC</td>
<td>LOCATION</td>
<td>.1</td>
<td>542000</td>
<td>Transfer on no carry</td>
</tr>
<tr>
<td>TNC*</td>
<td>SM</td>
<td>.1</td>
<td>546000</td>
<td>Transfer indirect on no carry</td>
</tr>
<tr>
<td>TNCUZ</td>
<td>LOCATION</td>
<td>.1</td>
<td>742000</td>
<td>Transfer on no carry or zero</td>
</tr>
<tr>
<td>TNCUZ*</td>
<td>SM</td>
<td>.1</td>
<td>746000</td>
<td>Transfer indirect on no carry or zero</td>
</tr>
<tr>
<td>TNZ</td>
<td>LOCATION</td>
<td>.1</td>
<td>602000</td>
<td>Transfer on not zero</td>
</tr>
<tr>
<td>TNZ*</td>
<td>SM</td>
<td>.1</td>
<td>606000</td>
<td>Transfer indirect on not zero</td>
</tr>
<tr>
<td>TPRI*</td>
<td>SM</td>
<td>.1</td>
<td></td>
<td>Transfer indirect on target previous result indicators</td>
</tr>
<tr>
<td>TRA</td>
<td>LOCATION</td>
<td></td>
<td>402000</td>
<td>Transfer unconditionally</td>
</tr>
<tr>
<td>TRAP</td>
<td></td>
<td>.1</td>
<td>644002</td>
<td>Set a CPU trap request</td>
</tr>
<tr>
<td>TRA*</td>
<td>SM</td>
<td>.1</td>
<td>406000</td>
<td>Transfer indirect unconditionally</td>
</tr>
<tr>
<td>TST</td>
<td>SM</td>
<td>.1?</td>
<td>700000</td>
<td>Test scratch memory for zero</td>
</tr>
<tr>
<td>TZE</td>
<td>LOCATION</td>
<td>.1</td>
<td>642000</td>
<td>Transfer on zero</td>
</tr>
<tr>
<td>TZE*</td>
<td>SM</td>
<td>.1</td>
<td>646000</td>
<td>Transfer indirect on zero</td>
</tr>
<tr>
<td>UNHANG</td>
<td></td>
<td>.1</td>
<td>644001</td>
<td>Unhang and start the CPU</td>
</tr>
<tr>
<td>WGEN</td>
<td>REG</td>
<td>.1</td>
<td>634000</td>
<td>Write to general register</td>
</tr>
<tr>
<td>WGEN*</td>
<td>SM</td>
<td>.1</td>
<td>634200</td>
<td>Write to general register indirect</td>
</tr>
<tr>
<td>WIOP</td>
<td>ADDR</td>
<td></td>
<td>714000</td>
<td>Write to IOP storage</td>
</tr>
<tr>
<td>WIOP*</td>
<td>SM</td>
<td>.1</td>
<td>724000</td>
<td>Write to IOP storage indirect</td>
</tr>
<tr>
<td>NAME</td>
<td>OPERANDS</td>
<td>FLAGS</td>
<td>OCTAL</td>
<td>DESCRIPTION</td>
</tr>
<tr>
<td>------</td>
<td>----------</td>
<td>-------</td>
<td>--------</td>
<td>------------------------</td>
</tr>
<tr>
<td>WCPU</td>
<td>ADDR</td>
<td></td>
<td>704000</td>
<td>Write to CPU storage</td>
</tr>
<tr>
<td>WCR</td>
<td>REG</td>
<td></td>
<td>734000</td>
<td>Write to channel register</td>
</tr>
<tr>
<td>WM</td>
<td>SM</td>
<td>.1</td>
<td>604000</td>
<td>Write to Main storage</td>
</tr>
<tr>
<td>ZERO</td>
<td>AC</td>
<td>.1?</td>
<td>740030</td>
<td>Zero to AC</td>
</tr>
</tbody>
</table>
EXTENDED OPERATIONS

The ICAP II assembler provides operation codes to allow the programmer to specify immediate engine, and transfer operations more conveniently.

Immediate Engine Operations

When the programmer writes one of the following immediate operations, the assembler will assemble an ADD, AND, or OR instruction with either the one's or two's complement of the immediate operand as appropriate.

<table>
<thead>
<tr>
<th>NAME</th>
<th>OPERANDS</th>
<th>DESCRIPTION</th>
<th>EQUIVALENT INSTRUCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>CM</td>
<td>AC, DATA</td>
<td>Compare immediate</td>
<td>AMT AC, -DATA</td>
</tr>
<tr>
<td>NAMN</td>
<td>AC, DATA</td>
<td>Not AND immediate</td>
<td>ANM AC, ~DATA</td>
</tr>
<tr>
<td>NAMNT</td>
<td>AC, DATA</td>
<td>Not AND immediate test</td>
<td>ANMT AC, ~DATA</td>
</tr>
<tr>
<td>NORM</td>
<td>AC, DATA</td>
<td>Not OR immediate</td>
<td>ORM AC, ~DATA</td>
</tr>
<tr>
<td>NORMT</td>
<td>AC, DATA</td>
<td>Not OR immediate test</td>
<td>ORMT AC, ~DATA</td>
</tr>
<tr>
<td>SM</td>
<td>AC, DATA</td>
<td>Subtract immediate</td>
<td>AM AC, -DATA</td>
</tr>
</tbody>
</table>

Transfer Operations

The extended transfer instructions are used to transfer as the result of a comparison or a subtraction. It is assumed that the programmer has conditioned the test by a sequence such as

LD 1,A LOAD AC 1 FROM A
CM 1,B COMPARE A:B

In the table that follows, the description will assume the comparison of A:B above.
<table>
<thead>
<tr>
<th>NAME</th>
<th>DEFINITION</th>
<th>CONDITION FOR TRANSFER</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLT</td>
<td>Transfer less than</td>
<td>A &lt; B</td>
</tr>
<tr>
<td>TLE</td>
<td>Transfer less than or equal</td>
<td>A ≤ B</td>
</tr>
<tr>
<td>TEQ</td>
<td>Transfer equal</td>
<td>A = B</td>
</tr>
<tr>
<td>TNE</td>
<td>Transfer not equal</td>
<td>A ≠ B</td>
</tr>
<tr>
<td>TGE</td>
<td>Transfer greater than or equal</td>
<td>A ≥ B</td>
</tr>
<tr>
<td>TGT</td>
<td>Transfer greater than</td>
<td>A &gt; B</td>
</tr>
</tbody>
</table>