THE VERNIER DELAY UNIT

W. B. Pierce Stanford Linear Accelerator Center Stanford University Stanford, California 94305

Abstract

This module will accept differential ECL pulses from the auxiliary rear panel or NIM level pulses from the front panel. The pulses are produced at the output with a fixed delay that is software programmable in steps of 0.1 ns over the range of 0.1 to 10.5 ns. Multiple outputs are available at the front panel. Minimum delay through the module is 9 ns.

Introduction

One of the most critical timing specifications for the SLC machine occurs at the injector and ejector magnets for the Damping Ring. It has been determined that the trigger pulses to the magnets must be controlled to 0.1 ns. The primary source for all trigger pulses for the SLC machine is the Programmable Delay Unit (PDU). The PDU generates a 67.2 ns wide pulse with delay increments of 8.7 ns. The gap between the required accuracy and that available from the PDU requires the design of a new module that is called the Vernier Delay Unit (VDU). This module accepts the 67.2 ns pulse from the PDU and is capable of increasing the delay in steps of 0.1 ns from 0 to 10.7 ns plus the minimum 9 ns delay.

The module has two totally independent channels. The pulse input to the module is software selectable from either the auxiliary backplane or a front panel Lemo connector. The auxiliary backplane pulses are to be the 67 ns differential ECL pulses from the PDU. The front panel input is to be a NIM level (-0.7 V 50 Ω termination).

With the exception of the Pos 5 V signal, all output pulse widths will track the input pulse widths. The following outputs are available on the front panel:

- 1. Differential ECL
- 2. NIM level
- 3. Pos 5 V, 500 ns wide pulse

The delays for the two channels are independently software programmable over the range of 0 to 10.7 ns. The delay is achieved by utilizing the PECLDL Programmable Delay Lines that are available from Engineered Components Company of San Luis Obispo, California. Two units were used per channel: the PECLDL 2.8-0.1 and the PECLDL 2.8-0.6.

These delay lines are connected in series, and both are 4 bit programmable. The 2.8-0.6 model produces stepped delays in increments of 0.6 ns from 0 to 9.0 ns. The model 2.8-0.1 has increments of 0.1 ns and is programmable from 0 to 1.5 ns. Each unit presents a minimum of 2.8 ns delay. Added to this 5.6 ns delay is the VDU internal delay of approximately 3 ns, giving a minimum delay of approximately 9 ns. For all of the testing and calibration, this fixed delay is measured by programming 0 delay to the module and measuring the delay between input and output pulse. All subsequent delay measurements made during calibration and testing were corrected to present incremental delays that do not include this fixed value. The two programmable delays in series [0.6 ns and 0.1 ns] will have the condition that some delays which are to be requested could be requested by several different programs. For example: If we wish to request a delay of 1.5 ns, there are three possible choices:

	.6 Program	0.1 Program	Total Delay
1.	2 = 1.2	3 = 0.3	= 1.5 ns
2.	1 = 0.6	9 = 0.9	= 1.5 ns
3.	0 = 0	15 = 1.5	= 1.5 ns
	TTON LANANCE 6		
0 00000 8 00000	0.008 0.120 0.208 0.731 0.818 0.903	0.295 0.377 0.474 0.578 0.4 1.908 1.073 1.177 1.250 1.3	ו
16 80010 24 80016	0.491 G.ala 0.718 1.258 1.358 1.422	0.621 0.910 1.026 1.127 1.2 1.521 1.592 1.707 1.604 1.8 1.362 1.453 1.559 1.676 1.7	- 1 86
SL 00020	1.667 1.180 1.274 1.810 1.962 1.966	1.362 1.453 1.559 1.6/6 1.7	75 40
02000 de 52000 de	1.609 1.776 1.868	1.967 2.067 2.167 2.282 2.3	o3
4 8004U	2.377 2.470 2.500	1.382 1.433 1.331 1.602 1.7 2.093 2.163 2.262 2.351 2.4 1.967 2.167 2.167 2.262 2.3 2.642 2.733 2.638 2.973 3.0 2.679 2.791 2.691 2.774 3.0 3.372 3.425 3.533 3.587 3.6 3.773 3.425 3.533 3.516 3.5 3.949 4.003 4.094 4.201 4.3 3.943 4.205 4.374 3.75 3.75	e3
80 00050	2.963 3.062 3.160	3.277 3.347 3.450 3.518 3.5	
96 40060	3.594 3.692 3.807	3.919 4.017 4.110 4.202 4.3	U9
11. 000,0	4.404 4.495 4.577	3.919 4.017 4.110 4.202 4.3 4.595 4.652 4.759 4.871 4.9 4.673 4.764 4.899 4.994 5.0 5.398 5.448 5.531 5.606 5.6	/6
120 000/6	5.071 5.184 5.259	5.374 5.448 5.541 5.600 5.8 5.374 5.448 5.541 5.607 5.6	87
136 00038	5.745 5.844 5.978 5.487 5.805 5.929	5.374 5.448 5.531 5.605 5.6 5.374 5.488 5.51 5.607 5.6 6.075 6.125 6.226 6.330 6.4 6.053 6.147 6.230 6.322 6.4 6.735 6.799 6.914 7.026 7.1 4.396 4.711 4.806 4.607 7.1	44 46
152 03096 160 00040	6.483 6.577 6.451 6.327 6.460 6.554	6.735 6.799 6.914 7.026 7.1 6.639 6.713 6.805 6.905 7.0	22 17
168 800A8 176 80050	4.877 7.010 7.121	8.735 8.777 8.114 7.020 7.1 6.639 6.713 6.605 6.955 7.0 7.366 7.442 7.556 7.634 7.7 7.224 7.314 7.420 7.516 7.6 7.929 8.011 8.124 8.209 8.2 7.730 7.618 7.922 8.033 8.1	10
184 800BB	7.659 7.741 7.821	7.929 8.011 8.124 8.209 8.2	93
216 00008	8.737 8.824 8.914	8.312 8.405 6.508 8.407 8.4 7.036 9.117 7.226 9.312 7.4 8.887 8.999 9.128 9.227 9.3	01
232 00068	9.373 9.470 9.549	9.669 9.725 9.805 9.892 9.9 9.467 9.568 9.665 9.743 9.8 0 10.209 10.277 10.369 10.44	73
240 800+0 248 800+8	9.877 9.977 10.09	0 10.209 10.277 10.369 10.46	4 10.552
		20.016)ELAY (W]=>W/=Q) =
	TTOS EMANNEL O	CAR	
ULY ADD-	DATA VAN DLY	DLY DATA	
0 001++	00000 8.004 0.004	-0.001 000// 53 001CA	40074 0.001 5.301 5.285 0005 0077 0.002 5.385 5.380 0008 0077 0.005 5.635 5.531 5.55 08062 0077 0.006 5.665 5.63 00061 0077 0.005 5.695 5.69 00.68 0077 0.005 5.895 5.781 0006 0007 0.005 5.895 5.791 0006 0008 0.022 5.79 5.792 0007 0008 0.022 5.79 5.792 0007 0008 0.022 5.79 5.793 0.073 0008 0009 0.023 4.327 4.33 0006 0009 0.023 4.374 4.33 0008 0009 0.023 4.377 4.572 0006 0009 0.023 4.374 4.53 0008 0009 0.023 4.374 4.53 0008 0009 0.023 4.374 4.53 0008 0009 0.023 4.374 4.53 0008 0009 0.023 4.374 0.572 0006 0009 0.023 7.177 7.173 0005 0004 0.003 7.107 7.112 0005 0004 0.023 7.177 7.173 0055 0004 0.023 7.177 7.12 0053 0004 0.023 7.177 7.12 0053 0004 0.033 7.179 7.12 0053 0004 0.033 7.179 7.12 0053 0004 0.038 1.97 8.294 0.044 0008 0.033 8.197 8.201 0.038 0009 0.3374 0.8 0.00 7.979 0.048 0018 0.013 7.107 7.12 0.053 0004 0.038 8.197 8.201 0.038 0009 0.3374 0.5 0.000 7.979 0.024 0018 0.003 8.197 8.201 0.038 0000 0.3374 0.5 0.000 7.979 0.024 0018 0.003 8.197 8.201 0.038 0000 0.038 8.197 8.201 0.037 0004 0.003 8.195 8.555 8.55
2 001-1	00002 0.000 0.200	0.197 000rB 35 001C8	0076 0.031 5.531 5.525 00062
4 001-1	e0004 0.023 0.377	0.370 000+3 57 00106	007/ 0.001 5.699 5.699 40080
5 001FF	• •0005 0:024 0.47e • •0011 0:014 0.414	0.467 00014 58 00105 0.608 00012 59 00104	0091 0.005 5.805 5.781 00065 00092 0.029 5.929 5.909 00060
/ 001F8 8 001F3	8 00007 0.017 0.683 7 00009 0.014 0.814	0.675 000+8 eC 001C3 0.808 000/6 e1 001C2	0084 0.022 5.978 5.972 00075 0088 0.025 6.075 6.066 00074
9 001+4	4000A 0.063 0.903 4000B 0.008 1.008	0-898 000+5 62 00101 1-004 000+4 63 00100	0080 0.026 6.226 6.226 00072 0096 0.022 6.322 6.303 00069
11 01+4	00000 0.027 1.073	1.064 000F3 64 0015r 1.173 0000± 63 0018t	00077 0.036 6.036 6.013 0068 00078 0.017 6.083 6.073 00067
13 001+2	00022 0.026 1.274	1-264 00000 06 00180 1-409 00065 07 00180	00099 0.023 6.577 6.572 00066 00064 0.013 6.713 6.705 00058
15 001+0	00010 0.021 1.521	1-514 000E4	00090 0.001 6.799 6.804 80063
17 0014	0001D 0.007 1.707	1.705 000E2 /0 00189	00061 0.010 7.010 6.978 0.04E
19 011	0029 0.002 1.902	1.890 00006 72 00187	COAP 0.023 7.177 7.173 00056
20 001E	0028 0.014 1.985 0028 0.007 2.093	2.084 800D4 /4 80155	0084 0.014 7.314 7.301 00048 0085 0.020 7.420 7.412 0004A
22 0016	00035 0.013 2.187 00036 0.018 2.282	2-174 800CA 75 80184 2-247 800C9 74 80183	0080 0.014 7.516 7.507 00049 0087 0.011 7.611 7.602 00048
24 0012) 25 00360	60039 0.025 2.475	2-378 00007 77 00182 2-459 00006 78 00101	000Ar 0.010 7.710 7.715 00055 000C+ 0.018 7.818 7.815 00038
20 8016. 2/ 80164	00042 0.040 2.560 00043 0.021 2.679	2.553 00050 79 00180 2.672 00080 80 001Ar	00000 0.022 7.922 7.926 00034 00000 5.3296-6 8.000 7.999 00020
28 001c. 29 001c.	3 00044 0.009 2.791 2 00045 0.009 2.891	2.787 80088 81 901AL 2.889 8008A 82 901AL	00082 0:024 8:124 8:126 0:041 00028 0:003 8:197 8:203 0:037
30 001c	0003/ 0.008 3.008	3.004 800C0 83 801AC 3.084 80087 84 801Ab	000Hr 0.007 8.293 8.294 80040 00004 0.005 8.405 8.403 80024
32 00110	00049 0.017 3.217	3.197 00086 BJ 001AA	10015 0.008 8.506 8.512 80024
34 0015	0040 0.000 3.392 0040 0.003 3.503	3.371 00054 8/ 00148 3.493 00052 88 0014/	00017 0:014 8:666 6:689 00028 0005: 0:005 8:805 6:293 0:030
37 0010 38 0010	9 90062 0.007 3.807	3.794 80095 9; 80144	6 0010 0.017 9.117 9.119 80023
39 0010 40 0010	8 00063 0.019 3.919 00050 4.441E-6 4.0	3.708 80070 92 801A3 00 3.991 800A3 93 801A2	00014 0.026 9.228 9.215 0022 00016 0.012 9.312 9.314 0021
41 0010 42 0010	00050 4.441E-6 4.0 00050 0.006 4.094 00050 0.001 4.201	4.092 800AZ 94 801A1 4.197 800A1 95 801A0	80010 0.001 9.401 9.399 80020 80019 0.030 9.470 9.466 80010
43 4015 44 4015	00050 0.063 4.303 80070 0.004 4.404	4.304 800A0 76 80191	80018 0.031 9.569 9.562 80015 80010 0.025 9.725 9.733 80013 80011 0.005 9.805 9.813 80013
45 0015 40 0015	2 000/1 0.005 4.495 0.005 4.595	4.487 80082 98 80195 4.587 80094 99 80195	00010 0.000 9.800 9.813 0.012 00012 0.008 9.892 9.861 0.011
4/ 001/4 48 001Cr	#U073 0.017 4.673	4.450 6008C 100 80195 4.763 60085 101 80195	0022 0.000 9.032 9.861 0.011 0047 0.023 9.977 9.969 00000 0044 0.010 10.070 10.049 00000
49 00101	00075 0.001 4.899	4.984 6008A 102 80199 4.974 60089 10. ANIOC	00074 0.010 10.070 10.045 00000 00078 0.005 10.209 10.210 0004 00070 0.005 10.277 10.279 0.004
51 0010	0 00076 0.006 4.994 00078 0.006 5.108 00079 0.005 5.205	5-091 80087 104 80197	403+2 0.023 10.277 10.277 0.023 0041 0.031 10.309 10.314 0002 0042 0.030 10.404 10.404 0002
30 -84		1 DDO16 D	494186

Fig. 1. PROM Programming

Presented at a Poster Session of the Nuclear Science Symposium, Orlando, Florida, October 31 - November 2, 1984

^{*} Work supported by the Department of Energy, contract DE-AC03-76SF00515.


In theory any of these programs should produce the requested delay. In practice we are looking for the best fit to the ideal requested value. In the example, that value would be 1.500 ns. Another requirement is that the value of the incremental delay increase monotonically as the requested delay is increased. To obtain the addresses for a best fit, a computer program was written that cycles through all possible delay address combinations, measures and records the delay, and address, and stores these values in RAM. The computer then looks for the best fit to the ideal curve. When it finds this best fit, it prints out the ideal value, address of the closest available delay, and does a second measurement of the delay and prints this value.


At the completion of this program, the printout will contain the delay addresses that will produce the most linear monotonically increasing delay. These delay addresses are stored in a PROM that is addressed by the software requested delay. The PROM is acting as a program director, insuring best fit of the requested delay.

The computer printout is shown in Fig. 1 for the programming of a specific PROM. Each of the units will have a unique PROM program. The upper portion of the printout lists the delay at each address. The lower portion shows how to program the PROM to get the best fit available.


The result of a final test of the module is shown in Fig. 2. The PROM has been programmed and the module is functional and ready for delivery. Fig. 3 is a system diagram, Fig. 4 is a VDU-1 channel block diagram and Fig. 5 is a schematic of the module.

JULPUL 15 FOR LAAMIEL O	****
BININ BLITEAR BLITMEAS D BELIA-ERK	FILED-DELAT (#1->#/~U/ -
	X8.010
2 0.000 0.000 -0.100 0.000	1 5.300 5.147 -1.754r-4 0.047
. 0.100 0.108 6.008 0.008	14 5.400 5.444 0.002 0.044
2 0.200 0.210 0.002 0.010	Ju 1.500 5.585 0.041 0.085
3 0.300 0.330 0.020 0.030	Jo 5.000 5.675 -0.010 0.075
+ 0.400 0.421 -0.009 0.021	57 5.700 5.755 -0.020 0.055
5 0.500 0.507 -0.614 0.007	38 5.800 5.825 -0.030 0.025
# U.aUD 0.603 -0.004 0.003	JP 5.900 5.922 -0.003 0.022
· 0.700 C.ees -0.035 -0.035	e0 6.000 5.979 -0.043 -0.021
8 0.800 0.832 0.06/ 0.032	a1 a.100 a.070 -0.009 -0.030
y 0.900 0.930 -0.002 0.030	e2 6.200 6.235 0.0e5 0.0s5
10 1.000 1.040 0.010 0.040	e3 6.300 6.3+2 0.007 0.0+2
1, 1,100 1,111 -0.029 0.011	▲4 ★.400 ★.451 0.009 0.051
12 1.200 1.172 -0.039 -0.028	a5 4.500 4.501 -0.050 C.001
13 1.300 1.282 0.010 -0.018	ee 6.600 6.608 0.007 0.008
14 3.400 1.434 0.102 0.084	67 6.700 6.790 D.082 D.090
1.500 1.582 -0.002 0.082	68 6.800 6.852 -0.038 0.052
10 1.600 1.645 -0.037 0.045	a7 6.900 6.961 0.009 0.061
1. 1.700 1.737 ~0.008 0.037	70 7.000 7.023 -0.038 0.023
18 1.800 1.822 -0.015 0.022	71 7.100 7.060 -0.063 -0.040
19 1.900 1.936 0.014 0.036	2 7.200 7.135 -0.005 -0.045
20 21000 2.030 -0.008 0.030	(A 2 400 7 444 A 015 A 044
7 2 200 2 171 -0 044 -0 078	/ / NOO 7 54N 0 001 0 045
11 2 100 2 1171 - 01000 -0.027	
25 2:500 2:475 0:002 -0:017	
25 2.500 2.547 -9.001 0.047	78 7.800 7.883 0.055 0.083
20 2.000 2.540 -0.061 -0.014	29 7.900 7.971 -0.012 0.071
22 2.200 2.480 -0.004 -0.020	80 8.000 8.07A -0.045 0.07A
-6 2.800 2.7e6 -0.012 -0.032	8: 8,100 8,081 -0.045 -0.019
27 1.900 1.8/4 0.006 -0.026	8.200 8.103 -0.018 -0.037
au 3.000 3.041 0.067 0.041	83 8.300 8.264 0.001 -0.036
31 3.100 3.134 -0.007 0.034	84 8.400 8.417 0.013 0.017
32 3.200 3.237 0.003 0.037	85 6.500 8.518 0.001 0.016
33 3.300 3.330 -0.001 0.036	8a 8.600 8.606 -0.012 0.006
34 3.400 3.437 0.001 0.037	87 8./00 8.702 -0.004 0.002
35 3.500 3.589 0.052 0.089	88 8.800 8.835 0.033 6.035
do 3.800 3.853 -0.036 0.053	89 8.900 8.941 0.006 0.041
57 3.700 3.704 -0.049 0.004	70 9.000 9.024 -U.017 0.024
33 3.860 3.796 -0.008 -0.004	91 9.100 9.080 -0.044 -0.020
39 3.900 3.912 0.016 0.012	72 9,200 9,174 -0.008 -0.028
40 4,000 4.021 0.009 0.021	V3 V.300 V.285 -0.00V -0.035
41 4,100 4,114 0,003 0,024	74 9.400 9.362 -0.003 -0.038
42 4.200 4.225 0.001 0.025	75 9.500 9.451 -0.010 -0.048
AN A 500 A 507 0 017 0 007	99 8 900 8 515 0 005 0 075
A A AND A ARD C.071 C 080	29 8.800 9.922 -0.013 0.022
A. 700 A. 709 -0.071 0.009	100 10.000 10.004 -0.018 0.004
A 4.800 4./96 -0.013 -0.004	10: 16.100 10.0/7 -0.027 -0.023
+9 4.900 4.896 -1./56t-6 -0.004	.02 10.200 10.165 -0.012 -0.035
JO 5.000 4.983 -0.013 -0.017	103 10.300 10.227 -0.038 -0.073
3: 5.100 5.135 0.052 0.045	104 10.400 10.324 -0.003 -0.076
52 5.200 5.242 0.007 0.042	.v. 10.000 10.416 -0.006 -0.084
10-84	.941A3
<pre></pre>	









The following discussion refers to Fig. 5 [Schematic Drawing DS-135-756-01-R2], and is an effort to describe the circuit function of the chips utilized. U14, U17 are ECL line receivers that present proper terminations to the driving circuits. U16 and U15 are ECL gates that ultimately determine which condition is selected, *i.e.*, rear panel, front panel or channel disabled. U11 and U12 are the programmable TTL registers that dictate which condition the gates will be in. (Again: front/rear panel select or disable) U18, 19, 20, 21 are the ECL programmable delays. U19, 21 are programmable delays of 15 steps of 0.1 ns per step. U18, 20 are programmable in 15 steps of 0.6 ns per step.)

U22, 24 are ECL line drivers that condition the output signal to the desired levels. U23 and U25 are ECL monostables that generate the fixed 500 ns output pulse width and Q4, Q5 and Q6, Q7 are discrete transistors that generate the +5 V amplitude of this 500 ns pulse. U1, U2 are latches that hold the requested delay that is on the CAMAC write lines. U7, U8 are PROMs that are programmed to get the optimum incremental delay response. U3, U4, U5 are TTL circuits used to read back the information as to what delay has been programmed into the circuit. U3 and U4 act as a multiplexer selecting between Ch1 and 0. U5 is the CAMAC READ line driver. U13 is the "n" light driver.




Fig. 5. Module Schematic

The VDU module is a single width CAMAC module. Figure 6 is a photo of the module.




Fig. 6. VDU Module

The CAMAC commands utilized for this module are as follows:

CAMAC CODES

- Power On, F9*AX*S2, Z*S2 will disable all outputs and clear all channels.
- F0 A0/A1: Read the contents of the delay register. Q=1 implies that the auxiliary backplane is selected AND channel (0/1) is enabled.
- F1 A0/A1 : Read the contents of the delay register. Q=1 implies that the front panel is selected AND channel (0-1) is enabled.
- F10 A0/A1 : Disable channel (0/1).
- F16 A0/A1 : WRITE W1-W7 into channel 0 or 1, in straight binary. This command also selects the auxiliary backplane, and enables the output.
- F17 A0/A1 : Same as F16 A(0/1) except that the inputs are selected from the front panel.
- F25 A0/A1 : Enable channel (0/1). Enable rear panel input.
- F26 A0/A1 : Enable channel (0/1). Enable front panel input.
- F27 A0/A1 : Q=1 implies that channel (0/1) is enabled.