

A Silicon-Tungsten ECal with Integrated Electronics

R. Frey¹, J. Brau¹, M. Breidenbach², D. Freytag², G. Haller², R. Herbst², R. Lander³,
T. Nelson², V. Radeka⁴, D. Strom¹, and M. Tripathi³ *

1- University of Oregon - Dept of Physics and Center for High Energy Physics
Eugene, Oregon - USA

2- Stanford Linear Accelerator Center
Stanford, California - USA

3- University of California - Dept of Physics
Davis, California - USA

4- Brookhaven National Laboratory - Physics Division
Upton, New York - USA

February 5, 2008

To appear in Proceedings of the Linear Collider Workshop 2007, DESY, Hamburg, Germany, June 2007.

Abstract

We summarize recent R&D progress for a silicon-tungsten electromagnetic calorimeter (ECal) with integrated electronics, designed to meet the ILC physics requirements.

1 Overview

A basic physics requirement for ILC detectors is that they provide excellent reconstruction of hadronic final states. This allows access to new physics which is complementary to the LHC. One statement for a requirement on jet reconstruction is that intermediate particles which decay into jets, such as W, Z, or top, can be identified and isolated. This places unprecedented requirements on 2-jet or 3-jet mass resolution, typically at the level of 3-5% using the PFA technique, which makes challenging demands on the calorimeters. The electromagnetic energy resolution is not expected to limit jet resolution using a PFA. However, particle separation—photon-photon and charged hadron-photon—is crucial. In addition, if one provides this kind of imaging calorimeter to meet the PFA needs, these same features will also be put to good use for reconstruction of specific tau decay modes (to enable final-state polarization measurement), to “track” photons (even if originating from a vertex displaced from the interaction point), to track MIPS, and so forth. Figure 1 and Table 1 provide some context for our ECal design within the SiD detector concept, along with some main design parameters. More detail is included in the presentation[1].

The thrust of our R&D project is to integrate detector pixels on a large, commercially feasible silicon wafer, with the complete readout electronics, including digitization, contained in a single chip (the *KPiX* ASIC) which is bump bonded to the wafer. We take advantage of the low beam-crossing duty cycle (10^{-3}) to reduce the heat load using power cycling, thus allowing passive-only thermal management. Our design then has several important features: The electronics channel

*This work supported in part by the U.S. DoE LCDRD program.

Table 1: Main parameters of the silicon-tungsten ECal for SiD.

inner radius of ECal barrel	1.27 m
maximum z of barrel	1.7 m
longitudinal profile	$(20 \text{ layers} \times 0.64X_0) + (10 \text{ layers} \times 1.3X_0)$
silicon sensor segmentation	1024 hexagonal pixels
pixel size	13 mm^2
readout gap	1 mm (includes 0.32 mm silicon thickness)
effective Moliere radius	13 mm
pixels per readout chip	1024




Figure 1: Silicon-tungsten ECal as envisioned for the SiD concept.

count is effectively reduced by a factor of 1024; the transverse segmentation down to a few mm can be naturally accommodated (with the cost, to first order, not dependent on the segmentation choice); the readout gaps can be small (1 mm). This last property is crucial for maintaining the small Moliere radius intrinsic to tungsten.

2 Sensor and electronics progress

Based on the lab measurements[2] performed on the version 1 silicon sensor prototypes, we have developed a design for new (version 2) sensors which can be used to fabricate a full-depth (30-layer) ECal module. The new sensor design is depicted in Fig. 2. The layout minimizes capacitive and resistive noise contributions from the signal traces, especially in the vicinity of the KPiX chip. A typical trace contributes $C \sim 20 \text{ pF}$ and $R \sim 300 \Omega$.

The readout of the Si pixels must accommodate a very large dynamic range. Based on EGS4 simulations, the largest signals in a single pixel—arising from 500 GeV Bhabha electrons—correspond to about 2000 MIPs at shower max. At the low end, one requires measuring MIPs well above the




Figure 2: Schematic of version 2 silicon sensors. The central region includes a pad array to which the KPjX ASIC is to be bump or gold-stud bonded.

electronic noise ($\text{SNR} \approx 7$ or better). The KPjX design incorporates this large dynamic range in a novel way, using on-the-fly range switching. Figure 3 shows this range-switching function in action in the lab. In the plot, as the injected charge is increased, we see the range switch at about 700 fC. For 320 micron silicon, 1 MIP is equivalent to about 4.1 fC. Thus the upper end of the plot corresponds to about 2500 MIPs, more than the expected maximum.

If the KPjX heat load is kept below about 40 mW, the temperature gradient across an ECal module (≈ 75 cm) can be kept at an acceptable level ($< 10^\circ \text{C}$) using only passive heat conduction via the tungsten radiators. Clearly, this is desirable, and is achievable by taking advantage of the beam-timing structure of the ILC, where beams are only present for 1 ms out of each 200 ms cycle. By cycling off most of the (analog) KPjX power between beam-crossing times, lab measurements of the prototypes confirm that the heat load of the full KPjX chip will be about 20 mW. This heat is to be passively conducted to the module edges behind the ECal (see Fig. 1), where it can be extracted.

Recently, a KPjX v4 prototype was connected to a spare CDF silicon-strip detector and placed in a test beam at the SLAC End Station A (ESA). The data set is still being analyzed. A preliminary result is given in Fig. 4, which shows the detected charge distribution. Since the beam rate averaged 0.25 electron per pulse, and the beam diameter was much larger than the active detector region, the distribution is dominated by the electronic noise, which is gaussian over several orders of magnitude. The single-MIP contribution is clearly visible.

References

- [1] Slides: <http://ilcagenda.linearcollider.org/contributionDisplay.py?contribId=389&sessionId=108&confId=1296>
- [2] D. Strom *et al.*, *Proc. LCWS 2005, Stanford, California, 18-22 Mar 2005, pp 0908*; <http://www.slac.stanford.edu/econf/C050318/papers/0908.PDF>.




Figure 3: KPiX output as a function of input charge, showing the dynamic gain change at about 700 fC.




Figure 4: Distribution of charge collected by the KPiX v4 chip at the SLAC ESA.