SLAC-PUB-191 May 1966

CHARACTERISTICS OF SMALL COMPUTER SYSTEMS FOR ON-LINE APPLICATIONS*

Richard M. Brown

Stanford Linear Accelerator Center, Stanford, California

ABSTRACT

A summary of the characteristics of 31 domestic computers relevant to on-line applications is presented. Some of the problems specific to on-line use are discussed and the alternatives available in different models are described. For the survey, a small computer is taken as any which might be dedicated to on-line operation, excluding time-sharing systems.

(Presented at Argonne National Laboratory, AEC-ANL Conference, Use of Computers in Analysis of Experimental Data on Control of Nuclear Facilities, May 4-6, 1966)

* Work supported by U. S. Atomic Energy Commission.

CHARACTERISTICS OF SMALL COMPUTER SYSTEMS FOR ON-LINE APPLICATIONS* Richard M. Brown

Stanford Linear Accelerator Center, Stanford, California

At the Karlsruhe conference in 1964 Levin¹ surveyed small computer systems for on-line use, covering 19 domestic models. For this paper, two years later, Edward Mueller and I have included 31 computers of which only nine overlap Levin's set and most of these have incorporated added features which reflect desirable special characteristics and/or software. This is a measure of the problems facing the experimentalist trying to select an on-line computer from a broad and rapidly changing spectrum of models.

For this survey, the meaning of the term "small computer" has been extended from Levin's price limit of \$150,000 to cover any computer that might be dedicated to a small number of on-line operations, excluding the concept of the centralized time-sharing computer. Practically, this results in an upper limit of the order of \$600,000 to \$1,000,000 although many of the new large time-sharing models would make excellent data acquisition computers if the importance of the installation justified it.

Since Levin's paper summarized many of the features of computers desirable for on-line use, we shall discuss only additional requirements and features that experience with on-line data systems has revealed. Specifically covered are the techniques for interrupt execution, the problems of the response times of computers to interrupts, the difficulties in interfacing the experimental

* Work supported by U. S. Atomic Energy Commission.

and computer hardware, and costs and capabilities in acquiring programming flexibility to meet changing experimental configurations.

INTERRUPT IMPLEMENTATION

The explicit interrupt mechanisms are critical for on-line operation since they provide asynchronous control of the interaction between the computer and the external environment. The principal differences between computer models lie in the extent to which the components of the interrupt process are implemented in hardware as opposed to software. Two specific elements of this are: the mechanism by which conflicts between simultaneous interrupt requests are resolved, and secondly the techniques for identifying the particular interrupt of the allowed set.

The simplest system funnels all external interrupt requests through a single process with appropriate software procedures for subsequent identification and scheduling. This technique has the advantage of flexibility, particularly with regard to dynamic establishment of priorities for interrupt execution. On the other hand programmed control of interrupts expends a substantial overhead in memory space and time. At the other end of the spectrum are the completely hardware-realized systems wherein each external device has a separate interruption input which uniquely identifies the source and by means of hardware priority chains establishes the order in which interrupt request conflicts shall be resolved. Some manufacturers offer as many interrupt channels as there are memory cells. An upper limit of 16-32 interrupt levels is more reasonable and is set by the inability of the computer to process effectively more than that number of interrupt components. In

- 2 -

actual practice it is extremely difficult to allocate more than three or four significant programs with fixed execution deadlines within a priority scheme and to guarantee satisfactory performance. As a result, in most multiple priority programs only a very limited set of the programs are assigned to the highest priority levels and the remainder of the interrupts are allocated with non-critical ordering. The ability to disable individual or grouped interrupts is available in many models and provides greater flexibility in organizing a priority interrupt scheme.

The addition of single instruction interrupts, that is, those which permit the execution of only one instruction before resumption of the interrupted program, represents a trend toward special interrupt categories to incorporate special functions hitherto accomplished by external apparatus. In particular where operating speeds permit, many scaling and counting operations can be inexpensively absorbed into the computer program. As the speeds of on-line computers increase, the interface between the computer processor and the experimental equipment will move closer to the basic data sensors to give improved flexibility at much lower cost.

INTERRUPT RESPONSE TIME

In many experimental configurations the time before the computer can usefully service an interrupt request can be critical, for example where data is transient or where there is a periodic requirement for servicing. If the minimum response time requirements are not met, additional buffering equipment must often be added between the computer and the experimental equipment. Furthermore, in systems driven by more than one interrupt operating under an

- 3 -

execution deadline, the response times as well as execution times are additive in a worse case analysis and can seriously interfere with desired performance. In this survey, the following components to the response time were assessed:

- 1) The longest non-interruptible instruction or instruction sequence that might conceivably delay response to an interrupt,
- 2) The actual execution time of the transfer of control out of the interrupted program, and
- 3) The time to save all hardware states of the machine necessary for subsequent program restoration.

Two response times are given: the first includes the first two components mentioned which constitute a minimum worst case value; the second adds in the estimated state preservation time. The latter can sometimes be reduced if only a fraction of the machine registers will be perturbed.

The delay time awaiting completion of a non-interruptible instruction dominates the first response time and can exceed the figures quoted if the programs include interrupt-disabled states of long duration or under execution of a very long indefinite address chain. Also some models have optional special instructions for extended precision arithmetic or multiple operations which create non-interruptible times in the hundreds of microseconds. On the other hand by avoiding the use of the longer instructions the worst case and average response times can be minimized.

The total response times in the models surveyed ranged from 14 to 140 microseconds. The models with the faster responses generally enabled interruption within instruction execution and also had special provision for rapid machine state preservation.

- 4 -

EXPERIMENT-COMPUTER INTERFACE

Since a sine qua non for on-line data acquisition is tight coupling between the computer and the experimental apparatus, the varieties of such connections available on any model are of considerable importance. Most computers surveyed offer at some cost one or more standard buffered channels capable of transferring information between device and computer independently of program execution. There is, of course, a hidden interaction between the channel operation and program execution in that access to a common memory is time-shared. Some models also use the equipment of the central processing unit to control the data transmission at actual communication time, thus unobtrusively delaying program execution for several cycles on each transmission. In assessing a computer model, required data rates should be carefully estimated and the resultant slow-down on central processor execution rates calculated.

A more serious problem exists with systems having multiple priority interrupt programs sharing a limited number of conventional buffered channels for communication to peripheral devices. This channel sharing overturns carefully laid out priority schemes, since rarely can the channel be interrupted and subsequently resumed. To alleviate this, some of the computers have interlaced multiplexed channels capable of concurrently servicing a number of external devices. This is a considerably less expensive mechanism for removing the channel bottleneck without multiplying the number of channels. Since the peripheral devices in this case compete for the multiplex channel on a unit transmission basis, these are useful primarily for slower data rate devices.

- 5 -

Another real problem with the experimental apparatus arises in the fact that the experimenter often constructs a considerable amount of the apparatus himself and must interface it electrically and logically with the computer hardware. Although all computer manufacturers sell digital cards for use in such purposes, only five do so as a commercial product with proper documentation and assistance toward the design process itself. Needless to say, no computer circuits from different manufacturers can be directly connected to one another. It is a significant advantage to be able to connect a computer to apparatus constructed with the manufacturer's own compatible digital building blocks.

PROGRAMMING FLEXIBILITY

Many of the current on-line data acquisition systems have been constructed by experimenters themselves writing in assembly language. For the smaller computers the techniques and aids for programming have been rather primitive. Unfortunately, while a 4000 word memory computer is a small computer, a 4000 word program written in machine language is a large program and tedious to construct and modify. This constitutes one of the most serious handicaps in the development of small computer on-line systems.

To overcome this, several approaches are available. First of all, programs for some of the smaller computers can be assembled on larger models so that all of the power of a modern assembler can be applied to off-line assembly of the data acquisition programs. This includes the use of MACROS or generalized procedures and the availability of magnetic tape and line printer equipment for easy program editing and listing. Unfortunately

- 6 -

remote assembly on computers of different manufacturers is not available, although modern assembler construction techniques make it feasible.

Many installations are also turning to Fortran and in the future possibly FL/I to speed up program construction and modification. As yet there is no suitable high-order language adequate for many of the detailed control and I/O functions that must be programmed into a data acquisition and analysis system. Whether the richness of PL/I will permit complete program construction in this language is as yet undetermined. The cost in overhead of such higher order languages is often seriously underestimated. We have attempted to assess the number of memory cells required to support a simple Fortran subroutine containing formatted I/O. The resulting overhead for memory space varied from 1500 to 7000 words of memory. This included not only the basic 1/0 driver routines, but also all Fortran library routines brought in to interconnect the user program and the system resident. Although a considerable fraction of the higher figure of 7000 words was wasted in terms of subroutine packages unused in simple I/O operations, it is clear that considerable costs are incurred in the use of high-order languages and that honest estimates of these costs should be included in any computer selection.

Another important programming feature concerns the ease of constructing re-entrant procedures or subroutines. Such procedures may be interrupted during execution and re-entered without destroying volatile information from the previous call, such as the return address link or temporary results. Since the alternative involves either expensive duplication of subroutines or the disabling of interrupts during subroutine execution, most on-line

- 7 -

computer systems meet the re-entrancy requirements either with software or by special instructions and hardware. In some computers of older design this can be quite awkward, as noted in the survey.

The characteristics chart presented here summarizes the returns from a questionnaire sent to all known domestic computer manufacturers. The replies were checked with the computer reference manuals when appropriate. However, the entries should be viewed as tentative, particularly with regard to software where it was difficult to separate promises from realizations. Many of the features cited are standard or special options obtainable with increased cost and delivery time. It is impossible to tabulate meaningful price figures for the individual computers, since there is no standard configuration available for all. For example, one manufacturer includes a disc file as standard equipment on one model and quotes only on that basis.

It is hoped that this survey will be useful to experimentalists contemplating the acquisition of a data gathering system. Since there is no reliable metric of computer power and since tests with benchmark problems are generally infeasible because of the unique I/O connections of any installation, the selection process must necessarily be an iterative one involving increasing detail of system layout and programming specific to the installation and computer model under consideration. The characteristics summary can help in the early restriction of attention to a small set of appropriate computers.

- 8 -

References

1. Levin, Jules S., "General Survey: A Review of Characteristics of Available Small Computer Systems with regard to their On-Line Applications," Proc. EANDC Conf. on Automatic Acquisition and Reduction of Nuclear Data, Karlsruhe, July 1964, p. 418-423. See also <u>Nucleonics</u> 22, No. 10, December 1964.

APPENDIX I

Explanatory Notes

- Manufacturers: ASI Advanced Scientific Instruments; CCC Computer Control Co.; CDC - Control Data Corp.; DEC - Digital Equipment Corp.; EAI - Electronic Associates Inc.; GE - General Electric; IBM -International Business Machines; ITI - Information Technology Inc.; RAYTH - Raytheon; SEL - Systems Engineering Labs; SDS - Scientific Data Systems.
- B. Word Size: The normal length in bits for arithmetic operations is given. For byte-oriented machines a normal fixed point length is given.
- C. Memory Size: $\langle Minimum \rangle / \langle Maximum \rangle \langle cycle time in \mu s \rangle$.
- D. Add Time: Fixed point addition from core memory to accumulator except Floating point only.
- E. Index Registers: Number allowed, Hardware or Memory implemented.
- F. Indirect Addressing: Maximum number of indirect levels addressable or Indefinite.
- G. Relocation Register: Either a fixed base added on all memory accesses or a memory paging scheme.
- H. Multiply/Divide: Hardware or Software.
- I. Floating Point Arithmetic: Hardware or Software.
- J. Multiple Precision Arithmetic: Hardware or Software.
- K. Interrupt Response Time (μ sec): First value is sum of longest noninterruptible instruction and interrupt execution times; second is first value plus time to save all hardware states of machine in memory. Indefinite indirect addressing not included.
- L. External Interrupts: Number of separate external interrupt triggering signals allowed.
- M. Interrupt Selection Scheme: <u>Hardware</u> if control transfers directly to program unique to interrupting trigger, else <u>Software</u>.
- N. Interrupt Priority Levels: Number of levels of hardware-controlled priority interrupt.
- O. Interrupt Enable/Disable: Individual enabling of each interrupt source; Group enabling of sets of interrupts; All interrupts enable/disabled only.

- P. Single Instruction Interrupt: Execution of a single instruction with automatic program resumption.
- Q. Compilers Available: Algol, Fortran, Real-time Fortran (re-entrant procedures).
- R. Fortran Support Package: Total memory space required for system and library subroutines to support subroutine linkage and formatted I/O.
- S. Re-entrant Procedures: <u>Hardware if machine instructions to save</u> subrouting return links and temporary storage in pushdown list; <u>Software if return links placed in index registers or other preserved</u> hardware; <u>Awkward if return links placed in fixed memory cells</u> requiring special procedures to ensure re-entrancy.
- U. Buffered I/O Channels: Maximum number of I/O channels that operate in parallel with the central processing unit but capable of handling transmission to only one peripheral device at a time.
- V. Interlaced Multiplexed I/O Channels: First value is maximum number of I/O channels each capable of concurrently transmitting to several peripheral devices; second value is the maximum number of devices (subchannels) connectable to any such channel.
- W. External State Sensing: Maximum number of external states or devices whose binary value can be individually determined under program control.
- X. Parallel Work I/O Instruction: Capability for direct input/output of individual external data words under program control.
- Y. Logic Modules: Compatible digital circuit cards offered as a commercial product (not as maintenance or replacement items).
- Z. Peripheral Equipments: Standard options: Disc or Drum mass memory units; Cathode ray displays; Incremental tape units; Links to other computers. All manufacturers offer conventional magnetic tape transports.

ON - LINE COMPUTER CHARACTERISTICS April 1966

z	² eripherals	D, C, I, L	D,C,I,L	D,C,I,L	D, C, I, L	D, C, I, L	D,C,L	D,C,L	D,C,L	D,C,L	D,C,L	D,C,L	C,L	C,L	D,C,I,L	D,C,L	D, C, L	D,C,L	D,C,L	D,L	D,C,L	C, D, I, L	D,C,L	D,C,L	D,C,L	D,C,L	D, C, L	D.C.L	D,C,I,L	D,C,I,L	D,C,I,L	D, C, I, L	522-C
<u>≻</u>	ogic Mod. I	9	 9	- PA	°7	40	res	Yes	res	°2	9	°7	íes	(es	~	°,	°7	9	2	 9			(es	(es	(es	çes	(es	(es	les	es			1
X	Paranet Word I/O L Instr.	Yes	Yes 1	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes 1	Yes	Yes	Yes	Yes 1	Yes	Yes	Yes	Yes 1	Yes	°N N	Yes	Yes	Yes	Yes	Yes	Yes	Yes 1	Yes	Yes	No N	No	
≥	External State Sensing	Yes	Yes	Yes	Yes	Yes	Yes(opt)	Yes	Yes	Yes(opt)	Yes(opt)	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	No	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	No	No	
>	nterlaced fultiplexed 1/0	1-16	1-16	1-16	1-16	1-16	0	0	0	4-64	8-64	2-64	0	0	0	1-28	0	1-28	1-28	0	3-64	0	0	1-128	1-128	1-128	1-128	1-32	0	0	16-64	16-64	
	Muffered 1 1/0 N			8	8	9	80	4	*	4	8	2	4	1	8	16	16	16	16	6	1	1000	4	8	80	8	1	8	8	8	16	16	
<u>⊢</u>	Macro Ssmblr. C	Yes	Yes	Yes	Yes	Yes	No	ND	No	Yes	Yes	Yes	No	Yes	Yes	No	No	No	No	No	Yes	Yes(H)	Yes	Yes	Yes	Yes	Na	Yes	No	No	Yes	Yes	
s	Re-Entrant Procedures A	×	×	V	<	<	×	×	<	×	V	V	A	¥	۲	н	H	H	H	s	s	s	s	×	V	<	<	H	<	A	•	<	•
α	ortran Support I Pkg. I	2000	2000	1760	1760		1		1	3000	3000	3000	4000	2500	3700	6000	6000	6000	6000	2500		None	2000	1000	5500	5500		8000	2000	2000	4000	4000	
0	compilers	я,	R,	,R	, Я	В		<i>t</i> -		, Я	, В				, R	, в	щ	н,	, в	, в		one	R.	, A, B	, A, R	.А,В		R, PLI		R			
٩	Single Instr. 0 Ntrpt. /	Yes	Yes	Yes	Yes	No I	No I	No	Yes	No I	No I	Yes F	Yes I	No	Yes H	Yes F	Yes F	Yes H	Yes F	No F	No F	Yes N	Yes F	Yes h	Yes F	Yes F	Yes F	Yes F	Yes F	Yes F	Yes F	Yes F	
0	Ntrpt. Enable/ Disable	I,G	I,G	I,G	I,G	I,G	-	-			1	I	<	۷	I,G	9	IJ	5	0	I,G	1,G	-	I,G			1	-	-		 1	 ¥	 	1
z	Ntrpt. Priority Levels	32	32	32	32	128	16	16	16	0	0	16	16	1	272	128	128	128	128	24	32	1000	4	1021	947	910	261	240	96	68			
Σ	Ntrpt. election	Ξ	н	н	н	н	н	н	Н	s	s	н	н	s	H	н	H	н	н	н	H	s	н	H	H	н	H	H	=	H	H	H	
 	xternal Ntrpts. S	64	64	64	64	128	256	96	128	68	72	16	1000	64	256	128	1024	1024	1024	384	8192	1000	4	266	968	968	256	224	3840	2400	2048	2048	
×	Interrupt Response E Time	51.3/81.7	51.3/81.7	51.3/81.7	51.3/81.7	7.2/14.4	23/38.3	25.5/36	28.8/53.5	10.5/17.5	7.5/20.0	20.2/29.0	17/34.5	48.5/71	25/45	34/58	39/140	54/112	12/21	H8.5/92.8	12/82	104/153	16/31	22.8/49	21/47.3	16.8/63	7.5/43.8	25/31	2.8/29.8	9.8/40.3	7.2/137.2	18.6/68.6	
- -	Mult. Prec.		 	н	н	н			s	H(opt)	H(opt)	s			н Н			Н	H	s 	н	н	s.		s -	 	s 	н] 2	s S	H(opt) 2	н	н	
	Floating Point	s	s	н	Н	ŝ	s	s	H(opt)	H(opt)	H(opt)	s	s	s	H	s	s	H(opt)	H(opt)	s	H(opt)	Н	s	H	s	so	s	H	s	H(opt)	н	H	
Ξ	Multiply/ Divide	H	н	н	н	н	H(opt)	н	н	н	Н	н	H(opt)	H(opt)	н	н	s	н	н	H	н	н	Н	H	H	H(partial)	н	н	H(opt)	H(opt)	н	н	
<u>ں</u>	Reloc. Reg.	9	40	ło	40	40	°‡	ło	40 .	6	es	•	10	10	(es(opt)	0	<u>ه</u>	10	0		es	9	0	0	0	<u>_</u>	<u> </u>	es				_	
u.	Indirect Abdr.	-	-						1		-		_		_	~	~	<u>~</u>			0	I	0	- -	4	4		-	-	-	1		
ш											-			-	7	0	Ŭ																1
	Index Regs.	3M	3H	3H	3H	3H	IM	(1 or 3)H	3Н	3Н	3Н	1H & 1M	8M	8M N8	1H H1	7M 0	7M 10	TM	7M	3H	16(H or M)	10M	H1	3H	IH	IH	1H HI	H(211-7)	1H HI	3Н	8H	8H	
0	Add Index Time Regs.	3.8 3M	3.8 3H	3.8 3H	3.8 3H	1.8 3H	3.4 IM	3.5 (1 or 3)H	3.8 3H	3.5 3H	2.5 3H J	2.2 1H&1M	3.5 8M	3.0 8M 1	5.3(F) 7H I	3.2 7M (16.0 7M (6.4 7M	3.2 7M	4.5 3H	2.25/4.75 16(H or M)	4.0 10M	3.0 7H	3.5 3H	3.5 IH	3.5 IH	3.5 IH	2.4 (7-112)H	3.5 IH	3.5 ЗН	8 8H	4 8H	
۵ υ	Add Index Memory Time Regs.	4/32K-1.9μ 3.8 3.M	4/32K-1.9μ 3.8 3H	4/32K-1.9μ 3.8 3H	4/32K-1.9μ 3.8 3.H	8-32K/.9µ 1.8 3H	4-32K/1.7μ 3.4 1M	8-32K/1.75µ 3.5 (1 or 3)H	4-65K/1.9μ 3.8 3H	4-32K/1.75µ 3.5 3.H	8-262K/1.25µ 2.5 3H 1	4-32K/1.1μ 2.2 1H&1M	4-32K/1.75μ 3.5 8M	4-32K/1.5μ 3.0 8M] 1	8-65K/2.0µ 5.3(F) 7H I	2-32K/1.6µ 3.2 7M 0	2-16K/5.0µ 16.0 7M (4-64K/3.2µ 6.4 7M	4-64K/1.6µ 3.2 7M	4-32K/2.0µ 4.5 3H	8-65K/1.0μ 2.25/4.75 16(H or M)	2.5-100K/1.75µ 4.0 10M	4-32K/1.0μ 3.0 7H	4-32K/1.75µ 3.5 3.H	4-32K/1.75μ 3.5 1H	4-16K/1.75µ 3.5 1H	4-32K/1.75μ 3.5 1H	4-128K/1.2µ 2.4 (7-112)H	4-32K/1.75μ 3.5 1H	4-32K/1.75μ 3.5 3.H	4-65K/4µ 8 8H	4-65K/2µ 4 8H	
ے در 8	Word Add Index Size Memory Time Regs.	24 4/32K-1.9µ 3.8 3M	24 4/32K-1.9μ 3.8 3H	24 4/32K-1.9µ 3.8 3H	24 4/32K-1.9μ 3.8 3.H	16 8-32K/.9µ 1.8 3H	16 4-32K/1.7μ 3.4 1M	24 8-32K/1.75μ 3.5 (1 or 3)H	24 4-65K/1.9μ 3.8 3.H	24 4-32K/1.75µ 3.5 3.H	24 8-262K/1.25µ 2.5 3H 1	16 4-32K/1.1μ 2.2 1H&1M	18 4-32K/1.75μ 3.5 8M	12 4-32K/1.5µ 3.0 8M 1	32 8-65K/2.0µ 5.3(F) 7H I	24 2-32K/1.6μ 3.2 7M 0	24 2-16K/5.0µ 16.0 7M (24 4-64K/3.2µ 6.4 7M	24 4-64K/1.6µ 3.2 7M	16 4-32K/2.0μ 4.5 3H	32 8-65K/1.0μ 2.25/4.75 16(Hor M)	18 2.5-100K/1.75µ 4.0 10M	24 4-32K/1.0μ 3.0 7H	24 4-32K/1.75µ 3.5 3H	24 4-32K/1.75µ 3.5 1H	24 4-16K/1.75µ 3.5 1H	12 4-32K/1.75μ 3.5 1H	32 4-128K/1.2µ 2.4 (7-112)H	16 4-32K/1.75μ 3.5 1H	24 4-32K/1.75µ 3.5 3H	18 4-65K/4µ 8 8H	18 4-65K/2µ 4 8H	
ے در 8	Word Word Add Index Nodel Size Memory Time Regs.	6020 24 4/32K-1.9µ 3.8 3M	6040 24 4/32K-1.9μ 3.8 3H	6050 24 4/32K-1.9µ 3.8 3H	6070 24 4/32K-1.9µ 3.8 3H	6130 16 8-32K/.9µ 1.8 3H	DDP-116 16 4-32K/1.7μ 3.4 1M	DDP-124 24 8-32K/1.75 μ 3.5 (1 or 3)H	DDP-224 24 4-65K/1.9μ 3.8 3H	3100 24 4-32K/1.75µ 3.5 3H	3300 24 8-262K/1.25µ 2.5 3H 1	1700 16 4-32K/1.1μ 2.2 1H&1M	PDP-7 18 4-32K/1.75µ 3.5 8M	PDP-8 12 4-32K/1.5μ 3.0 8M 1	8400 32 8-65K/2.0µ 5.3(F) 7H I	4020 24 2-32K/1.6μ 3.2 7M 0	4040 24 2-16K/5.0µ 16.0 7M (4050-II 24 4-64K/3.2µ 6.4 7M	4060 24 4-64K/1.64 3.2 7M	1800 16 4-32K/2.0µ 4.5 3H	360/44 32 8-65K/1.0μ 2.25/4.75 16(Hor M)	4900 18 2.5-100K/1.75µ 4.0 10M	520 24 4-32K/1.0μ 3.0 7H	9300 24 4-32K/1.75µ 3.5 3H	930 24 4-32K/1.75µ 3.5 1H	925 24 4-16K/1.75µ 3.5 11H	92 12 4-32K/1.75μ 3.5 1H	SIGMA-7 32 4-128K/1.24 2.4 (7-112)H	810 16 4-32K/1.75μ 3.5 1H	840 24 4-32K/1.75μ 3.5 3H	418-I 18 4-65K/4µ 8 8H	418-II 18 4-65K/2µ 4 8H	