









DRAFT

Rev 2
 Add TX9 to U2 input
 Add wire from U6 A1 to CPLD P36
 A 5pf capacitor is added across the input pins 1 and 2 of RF1 6way clock splitter

Input Impedance
 Clock and Signal
 Filter Cap
 18pf = 348ohm @ 25.5MHz
 = 67ohms @ 102MHz
 = 63ohms @ 140MHz
 8.2pf = 761ohms @ 25.5MHz
 = 190ohms @ 102MHz
 = 139ohms @ 140MHz

25.5MHz 1:4 transformer - 200ohm sec
 18pf + 435ohms, use 200ohm resistors R19, R22
 8pf + 267ohms, use 133ohm resistors
 102MHz 1:4 transformer
 8pf + omit terminating resistors



CPLD Functions

- P43 CLK3 - GND
- P44 CLK2 - EXT_TRIG
- P01 CLK1 - EXT_CLK
- P02 CLK0 - Oscillator
- P41 1-1 - Spare2 Coax
- P40 1-2 - Spare1 Coax
- P39 1-8 - A3
- P37 1-10 - A2
- P36 1-11 - A1
- P34 1-14 - CS1
- P33 1-15 - FIFO0 FF

- P31 3-2 - IRQ3
- P29 3-4 - IRQ2/PTC3
- P28 3-9 - IRQ1
- P27 3-10 - FIFO_nCS3
- P26 3-11 - FIFO_nCS2
- P25 3-12 - FIFO_nCS1
- P24 3-13 - FIFO_nCS0
- P21 4-12 - J3 - LED
- P20 4-11 - J2
- P19 4-10 - FIFO_nREN3
- P18 4-9 - FIFO_nREN2
- P17 4-5 - FIFO_nREN1
- P16 4-4 - FIFO_nREN0
- P14 4-2 - FIFO_nMRS
- P12 2-15 - FIFO_nPRS
- P11 2-14 - FIFO_nWEN
- P9 2-11 - ADC RAND
- P8 2-10 - ADC PGA
- P6 2-3 - ADC SHDN
- P5 2-2 - ADC DITH
- P4 2-1 - J1

Power
 LTC2208 = 383mA x4 ANALOG
 72V2113 = 50mA x4 DIGITAL
 EG-2001CA = 50mA DIGITAL
 LVC2G17 = 3mA DIGITAL
 uC5282 = 410mA DIGITAL
 XCR3064 = 30mA DIGITAL

Total = 700mA Digital
 Total = 1.6A Analog

STANFORD LINEAR ACCELERATOR CENTER U.S. DEPARTMENT OF ENERGY STANFORD UNIVERSITY STANFORD, CALIFORNIA			CAD FILE: SD71411430C0
PROPRIETARY DATA OF STANFORD UNIVERSITY AND/OR U.S. DEPARTMENT OF ENERGY. RECIPIENT SHALL NOT PUBLISH THE INFORMATION WITHIN UNLESS GRANTED SPECIFIC PERMISSION BY STANFORD UNIVERSITY.			LCLS RF PAD
ENG	R Akre	3/16/2006	APPROVAL
DFTR	R Akre	3/16/2006	
CHRR			
LAST MOD Monday, November 13, 2006			SD 714-114-30-C0

DRAFT

DRAFT