XVME 203/293

Counter Module with Quadrature

P/N 74203-002B

© 1988 XYCOM, INC. Printed in the United States of America **XYCOM** 750 North Maple Road Saline, Michigan 48176-1292 (313) 429-4971

Revision	Description	Date
A	Manual Released	7/87
В	Manual Updated	3/88

Trademark Information

Brand or product names are registered trademarks of their respective owners. Windows is a registered trademark of Microsoft Corp. in the United States and other countries.

Copyright Information

This document is copyrighted by Xycom Incorporated (Xycom) and shall not be reproduced or copied without expressed written authorization from Xycom.

The information contained within this document is subject to change without notice. Xycom does not guarantee the accuracy of the information and makes no commitment toward keeping it up to date.



TABLE OF CONTENTS

TITLE	PAGE
MODULE DESCRIPTION	
Introduction	1-1
Manual Structure	1-2
Related Documents	1-2
Module Operational Description	1-2
Application Circuitry	1-5
Specifications	1-5
Mechanical Specifications	1-5
Electrical Specifications	1-5
Environmental Specifications	1-7
VMEbus Compliance	1-7
	TITLE MODULE DESCRIPTION Introduction Manual Structure Related Documents Module Operational Description Application Circuitry Specifications Mechanical Specifications Electrical Specifications Environmental Specifications VMEbus Compliance

2

INSTALLATION

2.1	General	2-1
2.2	System Requirements	2-1
2.3	Locations of Components Relevant to Installation	2-1
2.4	Jumpers	2-4
2.4.1	VMEbus OPTIONS	2-4
2.4.2	Module Base Address Selection Jumpers	2-4
2.4.3	Supervisor/Non-Privileged Mode Selection	2-7
2.4.4	VMEbus Interrupt Options	2-7
2.5	Connector JK1	2-8
2.6	External Connector P1 and P2	2-9
2.6.1	P1 Connector	2-9
2.6.2	P2 Connector	2-11
2.7	Jumper List	2-13
2.8	Module Installation	2-13
2.9	Installing a 6U Front Panel Kit	2-15

3

.

MODULE PROGRAMMING

3.1	Introduction	3-1
3.2	Base Addressing	3-1
3.3	Interface Block	3-3
3.3.1	Status/Control Register	3-4
3.3.1.1	Control Register Bit Definitions	3-4
3.3.1.2	Status Register Bit Definitions	3-6
3.3.2	Interrupt Controller	3-7
3.3.2.1	Interrupt Controller Control & Data Registers	3-8
3.3.3	The System Timing Controller (STC)	3-8

TABLE OF CONTENTS (cont'd)

CHAPTER	TITLE	PAGE
3.3.3.1	STC Control Registers and Data Registers	3-9
3.3.4	Quadrature Selection Registers	3-9
3.3.4.1	Quadrature Selection Register Bit Definitions	3-10
3.3.4.2	Quadrature Detector	3-11
3.4	Programming Examples	3-11
3.4.1	Example One: Frequency Measurement	3-12
3.4.2	Example Two: External Gating	3-14
3.4.3	Example Three: No Hardware Gating	3-18

A MEDUS CONNECTOR/FIN DESCRIFTION	Α	VMEbus	CONNECTOR	/PIN	DESCRIPTION
-----------------------------------	---	--------	-----------	------	-------------

B QUICK REFERENCE GUIDE

С	BLOCK	DIAGRAM,	ASSEMBLY	DRAWING,	SCHEMATICS
---	-------	----------	----------	----------	------------

LIST OF FIGURES

FIGURE	TITLE	PAGE
1-1	XVME-203 Module Block Diagram	1-3
1-2	XVME-293 Module Block Diagram	1-4
2-1	XVME-203 Jumpers and Connectors	2-2
2-1A	XVME-293 Jumpers and Connectors	2-3
2-2	Base Address Jumpers	2-5
2-3	VMEbus Cardcage	2-14
2-4	Installation of an XVME-941 6U Front Panel	2-16
3-1	XVME-203/293 Memory Map	3-2
3-2	Control Register	3-5
3-3	Status Register	3-6
3-4	Quadrature Selection Register Bits	3-10

LIST OF TABLES

TABLE	TITLE	PAGE
2-1	XVME-203/293 Jumper Options	2-4
2-2	Base Address Jumper Options	2-6
2-3	Access Options	2-7
2-4	Interrupt Level Options	2-7
2-5	Input Connector JK1	2-8
2-6	P1 Pin Assignments	2-10
2-7	Pin Assignment for P2	2-12

2.

LIST OF TABLES (CONT'D)

TABLE TITLE

2-8	XVME-203 Jumper List	2-13
3-1	Interrupt Level Options	3-6
3-2	Direction Indicator Bits	3-7
3-3	Interrupt Controller Connections	3-7
3-4	Quadrature Selection	3-10

.

Chapter 1

MODULE DESCRIPTION

1.1 INTRODUCTION

The XVME-203 is a single-high, VMEbus-compatible module and the XVME-293 is a double-high, VMEbus-compatible module that contains ten independent counting channels. These counters can be used alone or in groups to perform a variety of high-level measurement and control functions, including:

XVME-203	XVME-293
 Ten counting channels Event counting Frequency measurement Period measurement Position measurement quadrature decoding) Duty cycle generation Pulse train generation Eight of the channels can generate interrupts Flexible interrupt controller Complete VMEbus interrupter Software selectable interrupter level Programmable IACK vector IACK vector changes with source of interrupt 	 Ten counting channels Event Counting Frequency measurement Period measurement Position measurement quadrature decoding) Duty cycle generation Pulse train generation Eight of the channels can generate interrupts Flexible interrupt controller Complete VMEbus interrupter Software selectable interrupter level Programmable IACK vector IACK vector changes with source of interrupt
- Eight of the channels outputs can drive signals off board	- All ten of the channels outputs and the FOUT frequency divider signals can drive signals off board
Status and Control registersOn board crystal oscillator	 Status and Control registers On board crystal oscillator

The two System Timing Controllers (STC) on the module can generate outputs that can cause interrupts to the VMEbus.

Detailed information for the System Timing Controller is available with the Am9513 Handbook included with the module.

1.2 MANUAL STRUCTURE

The first chapter is an overview introducing the user to the XVME-203/293 general specifications and functional capabilities. Successive chapters develop the various aspects of module specifications and operation in the following manner:

<u>Chapter One</u> - A general discussion of the module including c o m p l e t e functional and environmental specifications, VMEbus compliance information and detailed block diagrams

<u>Chapter Two</u> - Module configuration information covering specific system requirements, jumpers, and connector pinouts

Chapter Three - Discussion of module memory map components

The Appendices are designed to provide additional information in terms of the backplane signal/pin descriptions, a block diagram and assembly drawing, module schematics, and quick reference guide.

1.3 RELATED DOCUMENTS

The following documents should prove helpful in the understanding of the operation of the XVME-203/293 Counter Module:

Publisher		Title	Date
Advanced Devices	Micro	Handbook, The Am9513A System Timing Controller*	1986
Advanced Devices	Micro	Handbook, The Am9519A Universal Interrupt Controller*	1986

* Xycom part nos. 91366-001 and 91581-001 (one copy of each provided with each XVME-203/293 board)

1.4 MODULE OPERATIONAL DESCRIPTION

Figure 1-1 shows an operational block diagram of the XVME-203 Counter Module and Figure 1-2 shows an operational block diagram of the XVME-293 Counter Module.



Figure 1-1. XVME-203 Module Block Diagram



Figure 1-2. XVME-293 Module Block Diagram

đ

1.4.1 **Application** Circuitry

As Figure 1-1 and 1-2 shows, the circuitry on the XVME-203/293 consists of the following parts:

- VMEbus interface circuitry Two Am95 13A System Timing Controllers
- An Am95 19A Universal Interrupt Controller
- Quadrature Decoder _

1.5 **SPECIFICATIONS**

1.5.1 **Mechanical Specifications**

The XVME-203 module uses a standard single-high Xycom front panel (a double-high front panel is optional). The I/O signals are connected in the front of the panel (via one 50-pin flat-ribbon connector) to JKl.

The P2 connector for the XVME-293 will accept the I/O signals via the user defined VMEbus pins on rows A and C (discussed in greater detail in Chapter 2). The P2 connector is a standard VMEbus P2 backplane connector with 96-pins (3 rows). The P2 connector is designed to interface with a VMEbus defined P2 backplane.

> Board Dimensions XVME-203: Single-height size (150 x 116.7 mm) XVME-293: Double-height size (160 x 233.4 mm)

1.5.2 **Electrical Specifications**

Unless specified, <u>all</u> values are for <u>both</u> the XVME-203 and XVME-293.

Number of Channels	XVME-203 XVME-293
Input Output Interrupt FOUT	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
Timer/Counter Devices Interrupt Control Device	2 (Am9513A System Timing Controllers) 1 (Am9519A Universal Interrupt Controller)
Maximum Counting Rate	5 MHz

...

Power Requirements	
<u>XVME-203</u>	+5v +5%
Typical Mean Maximum Standard Deviation	1.85A 1.8A 2.1A .069A
<u>XVME-293</u>	+5v +5%
Typical Mean Maximum Standard Deviation	1.90A 1.82A 2.13A .073A
Input Buffers Voltage Low-level Max. High-level Min. Hysteresis (Min.) Input Current Low-level High-level	0.8V 2.4V 200mV -20OuA +20uA
Output Buffers Voltage Low-level Max. High-level Min. Output Current High-level Low-level	0.5v 2.ov -15mA +24mA

Temperature Operating Non-operating	0 to 65°C (32 to 149°F) -40 to 85°C (-40 to 185°F)
Humidity Operating	5 to 95% RH, non-condensing (Extremely low humidity conditions may require special protection against static discharge.)
Shock 'Operating	30g peak acceleration 11 mSec duration
Non-operating	50g peak acceleration 11 mSec duration
Vibration	
Operating	5 to 2000Hz .015 in. peak-to-peak 2.5g max
Non-operating	5 to 2000Hz .030 in. peak-to-peak 5.0g max
Altitude Operating Non-operating	Sea level to 10,000 f t (3048m) Sea level to 50,000 ft (15240m)

Specifications 1.5.3 Environmental

1.5.4 **VMEbus** Compliance

- Complies with VMEbus specification Revision C.1 -
- -
- -
- -
- -
- A16:D08(0) DTB Slave Interrupter I(1-7) [static] Interrupter Vector Programmable Form Factor SINGLE (XVME-203) Form Factor DOUBLE (XVME-293) -

Chapter 2

INSTALLATION

2.1 GENERAL

This chapter describes the various components on the XVME-203/293, and includes information for configuring the module before installation.

2.2 SYSTEM REQUIREMENTS

The XVME-203/293 10 Channel Counter Module is a VMEbus-compatible module. To operate, it must be properly installed in a VMEbus backplane. The minimum system requirements for operation of the module are one of the following (A or B):

A) A host processor installed in the same backplane

**** AND ****

A properly installed controller subsystem. An example of such a subsystem is the XYCOM XVME-010 System Resource Module.

**** OR ****

B) A host processor which incorporates an on-board controller subsystem (such as the XVME-600 or XVME-601 68000 Processor Module).

2.3 LOCATIONS OF COMPONENTS RELEVANT TO INSTALLATION

The jumpers and connectors on the module are illustrated in Figure 2-1 (XVME-203), and Figure 2-1A (XVME-293).

XVME-203/293 Manual March, 1988



Figure 2-1. XVME-203 Jumpers and Connectors



Figure 2-1A. XVME-293 Jumpers and Connectors

2.4 JUMPERS

Prior to installing the XVME-203/293 module, several jumper options must be configured. The configurations of the jumpers are dependent upon the module capabilities required for a particular application.

Table 2-1 lists the various jumpers and their uses.

Table 2-1. XVME-203/293 Jumpe	r Options
-------------------------------	-----------

VMEbus OPTIONS	
Jumpers	Use
JAI0, JAI1, JA12, JA13, JA14, JA15	Module base address select jumpers (refer to section 2.4.2)
Jl	This jumper allows the module to respond to supervisory access only (when installed) or to both supervisory and non-privileged access (when removed; Section 2.4.3)

2.4.1 **VMEbus OPTIONS**

The XVME-203/293 is designed to be addressed within the VMEbus Short I/O Memory Space. Since each module connected to the bus must have its own unique base address, the base-addressing scheme for XVME input modules has been designed to be jumper-selectable. When the XVME-203/293 is installed into the system, it will occupy a IK-byte block of Short I/O Memory Space.

The XYCOM base address decoding scheme for input modules is such that the starting address for a module will always reside on a IK boundary. Thus, the module base address may be set for any one of 64 possible 1K boundaries within the Short I/O Address Space.

2.4.2 Module Base Address Selection Jumpers (JAI5, JA14, JA13, JA12, JA11, JA10)

The module base address is selected by using the jumpers JAI5-JAIO (see Figure 2-1 for the locations on the XVME-203 and Figure 2-1A for the XVME-293). Figure 2-2 shows a close-up of the base-address jumpers and how each jumper relates to the address lines.



Figure 2-2. Base Address Jumpers

When a jumper is INSTALLED, the corresponding base address bit will be logic '0'. However, when a jumper is REMOVED, the corresponding base address bit will be logic '1'.

Table 2-2 shows a list of the 64 IK boundaries which can be used as module base addresses in the Short I/O Address Space (as well as the corresponding jumper settings for each address).

Jumpers			VME base address in VME Short I/O Address Space			
JA15	JA14	JA13	JA12	JAII	JA10	
IN IN N N N N N N N N N N N N N N N N N	IN IN NIN IN NIN IN NIN NIN SUBSTITUTION SOUTHER STRATEGY STREET, STRE	IN IN IN IN IN IN IN IN IN IN IN IN IN I	IN IN NOUT THE NOUT THE NEW YORK AND ADD THE NEW YO	IN IN OUT NIN OUT IN OU	IN OUN OUN OUN OUN OUN OUN OUN OUN OUN OU	0000H 0400H 0800H 0C00H 1000H 1400H 1800H 2000H 2400H 2200H 2200H 2200H 3000H 3400H 3800H 3600H 4000H 4400H 4400H 4800H 4600H 5500H 5500H 5500H 5500H 6600H 6600H 6600H 6600H 6600H 7000H 7400H 7800H 7600H 7800H 7600H 8000H 8000H 8000H 8000H 8000H 8000H 8000H 9000H 9400H 9800H 9600H 9600H 9600H 9600H 9600H 9600H 8600H 8600H 8600H 8600H 8000H 8600H 8000H 8600H 8600H 8000H 8600H 8000H 8600H 8000H 9600H 9600H 9600H 9600H 8000H 8000H 9600H 8000H
OUT	OUT	OUT	OUT	OUT OUT	IN OUT	F800H FC00H

Table 2-2. Base Address Jumper Options

NOTE

IN = Logic "0" OUT = Logic "1"

2.4.3 Supervisor/Non-Privileged Mode Selection

The XVME-203/293 can be configured to respond only to Supervisory accesses, OR to both Supervisory and Non-Privileged accesses. The key is the installation or removal of jumper J1. Table 2-3 shows access options controlled by J1.

Jumper J1	Access Mode Selection	Address Modifier Code
Installed	Supervisory Only	2DH
Removed	Supervisory or Non-Privileged	2DH or 29H

Table 2-3. Access Options

2.4.4 VMEbus Interrupt Options

The XVME-203/293 has the capability to generate interrupts on any one of seven levels (as allowed by the VMEbus specification). Interrupt levels for the module are set by the three least significant bits in the Status/Control register. Table 2-4 defines the interrupt options controlled by these bits.

В	i ts		ol (Set in Status/Control register)
LS2	LS1	LS0	VMEbus Interrupt Level
0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1	None, Interrupts Disabled 1 2 3 4 5 6 7

Table 2-4. Interrupt Level Options

2.5 CONNECTOR JKI

The counter input channels are accessible on the front of the XVME-203 via the single, 50-pin mass termination header labeled, JKI. Table 2-5 defines JKI's pin-out.

Pin Number	Signal	Pin Number	Signal
1	Ground	26	BCLOCK 0
2	ACLOCK 0	27	Ground
3	Ground	28	BGATE 0
4	AGATE 0	29	Ground
5	Ground	30	BCLOCK 1
6	ACLOCK 1	31	Ground
7	Ground	32	BGATE 1
8	AGATE 1	33	Ground
9	Ground	34	BCLOCK 2
10	ACLOCK 2	3 5	Ground
11	Ground	36	BGATE 2
12	AGATE 2	37	Ground
13	Ground	38	BCLOCK 3
14	ACLOCK 3	39	Ground
15	Ground	40	BGATE 3
16	AGATE 3	41	Ground
17	Ground	42	BOUT 0
18	AOUT 0	43	Ground
19	Ground	44	BOUT 1
20	AOUT 1	45	Ground
21	Ground	46	BOUT 2
22	AOUT 2	47	Ground
23	Ground	48	BOUT 3
24	AOUT 3	49	Ground
25	Ground	50	Ground

Table 2-5. Input Connector JKl

2.6 EXTERNAL CONNECTORS Pl and P2

2.6.1 Pl Connector

Connector PI is mounted at the rear edge of the board (see Figure 2-1). The pin connections for PI (a 96-pin, 3-row connector) contains the standard address, data, and control signals necessary for the operation of VMEbus-defined NEXP modules. (The signal definitions for the connector are found in Appendix A of this manual.) The PI connector is designed to mechanically interface with a VMEbus defined PI backplane (see Table 2-6).

Pin Number	Row A Signal Mnemonic	Row B Signal Mnemonic	Row C Signal Mnemonic
$ \begin{array}{c} 1\\ 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 29\\ 30\\ 31\\ 12 2 29\\ 30\\ 31\\ 22 20 21 22 23 24 25 26 27 28 29 30 31 22 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2$	D00 D01 D02 D03 D04 D05 D06 D07 GND SYSCLK GND DS1* DS0* WRITE* GND DTACK* GND DTACK* GND DTACK* GND AS GND IACK* IACKIN* IACKOUT* AM4 A07 A06 A05 A04 A01 -12v	BBSY * BCLR* ACFAIL* BGOIN* BGOOUT* BGIOUT* BGIOUT* BG2IN* BG2OUT* BG3IN* BG3OUT* BR0* BRI* BR2* BR3* AM0 AM1 AM2 AM3 GND SERCLK(1) SERDAT(1) GND IRQ7* IRQ6* IRQ5* IRQ4* IRQ3* IRQ2* IRQ1" +5V STDBY	DOS D09 DI0 DI1 D12 D13 D14 D15 GND SYSFAIL* BERR* SYSRESET* LWORD* AM5 A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A15 A14 A13 A12 A11 A10 A09 A08 +12v

Table 2-6. Pl Pin Assignments

2.6.2 P2 Connector (XVME-293 Only)

The P2 connector is mounted on the rear edge of the XVME-293 module and is a 96-pin, 3-row connector. This connector is functionally the same as the JKl except the signals are routed out the back of the module and the XVME-293 has five Output Channels (versus four for the XVME-203) and an FOUT. Row B is used as power and ground as per VMEbus specifications. Table 2-7 shows the pin designations for the P2 connector.

PIN #	SIGNAL	PIN #	SIGNAL	PIN #	SIGNAL
P2A-1	ACLOCKO	P2B-1	vcc	P2C-1	GND
P2A-2	AGATE0	P2B-2	GND	P2C-2	GND
P2A-3	ACLOCKI	P2B-3	NO CONNECT	P2C-3	GND
P2A-4	AGATE1	P2B-4	NO CONNECT	P2C-4	GND
P2A-5	ACLOCK2	P2B-5	NO CONNECT	P2C-5	GND
P2A-6	AGATE2	P2B-6	NO CONNECT	P2C-6	GND
P2A-7	ACLOCK3	P2B-7	NO CONNECT	P2C-7	GND
P2A-8	AGATE3	P2B-8	NO CONNECT	P2C-8	GND
P2A-9	ΑΟυτο	P2B-9	NO CONNECT	P2C-9	GND
P2A-10	AOUTI	P2B-10	NO CONNECT	P2C-10	GND
P2A-11	AOUT2	P2B-11	NO CONNECT	P2C-11	GND
P2A-12	AOUT3	P2B-12	GND	P2C-12	GND
P2A-13	BCLOCKO	P2B-13	v с с	P2C-13	GND
P2A-14	BGATEO	P2B-14	NO CONNECT	P2C-14	GND
P2A-15	BCLOCKI	P2B-15	NO CONNECT	P2C-15	GND
P2A-16	BGATE1	P2B-16	NO CONNECT	P2C-16	GND
P2A-17	BCLOCK2	P2B-17	NO CONNECT	P2C-17	GND
P2A-18	BGATE2	P2B-18	NO CONNECT	P2C-18	GND
P2A-19	BCLOCK3	P2B-19	NO CONNECT	P2C-19	GND
P2A-20	BGATE3	P2B-20	NO CONNECT	P2C-20	GND
P2A-21	BOUT0	P2B-21	NO CONNECT	P2C-21	GND
P2A-22	BOUT1	P2B-22	GND	P2C-22	GND
P2A-23	BOUT2	P2B-23	NO CONNECT	P2C-23	GND
P2A-24	BOUT3	P2B-24	NO CONNECT	P2C-24	GND
P2A-25	NO CONNECT	P2B-25	NO CONNECT	P2C-25	GND
P2A-26	AOUT4	P2B-26	NO CONNECT	P2C-26	GND
P2A-27	AF'OUT	P2B-27	NO CONNECT	P2C-27	GND
P2A-28	BOUT4	P2B-28	NO CONNECT	P2C-28	GND
P2A-29	BFOUT	P2B-29	NO CONNECT	PC2-29	GND .
P2A-30	NO CONNECT	P2B-30	NO CONNECT	P2C-30	GND
P2A-31	NO CONNECT	P2B-31	GND	P2C-31	GND
P2A-32	NO CONNECT	P2B-32	vсс	P2C-32	GND
L					

Table 2-7. Pin Assignment for P2 (XVME-293)

2.7 JUMPER LIST

The following table summarizes all the XVME-203/293 jumpers and their functions.

Jumper	Description
JI	IN = supervisory only; OUT = supervisory or non-privileged
JAI0	Module base-address selection jumper (A10)
JAI1	Module base-address selection jumper (A11)
JA12	Module base-address selection jumper (A12)
JA13	Module base-address selection jumper (A13)
JA14	Module base-address selection jumper (A14)
JA15	Module base-address selection jumper (A15)

Table 2-8. XVME-203/293 Jumper List

2.8 MODULE INSTALLATION

XYCOM XVME modules are designed to comply with all physical and electrical VMEbus backplane specifications. The XVME-203 Module is a single-high VMEbus module, and as such, only requires the Pl backplane. The XVME-293 Module is a Double-high VMEbus module, it also requires the Pl backplane and can use the P2 backplane.

CAUTION

Never attempt to install or remove any module before turning the power to the bus OFF. Power to all related external power supplies should also be OFF.

Prior to installing the module, determine and verify all relevant jumper configurations. Check all connections to external devices or power supplies to make sure they comply with the specifications of the module. (Please check the jumper configuration against the diagrams and lists in this manual.)

To install the module into the cardcage (see Figure 2-3), perform the following steps:

- 1) Make sure the cardcage slot (which will hold the module) is clear and accessible.
- 2) Center the module on the plastic guides so the solder side is facing the left and the component side is facing right.

- 3) Push the card slowly toward the rear of the chassis, until the connectors engage (the card should slide freely in the plastic guides).
- 4) Apply straightforward pressure to the handles on the front panel front, until the connector is fully engaged and properly seated.

NOTE

It should not be necessary to use excessive force or pressure to engage the connectors. If the board does not properly connect with the backplane, remove the module. Then inspect all connectors and guide slots for possible damage or obstructions.

5) Once the module is properly seated, secure it to the chassis by tightening the two machine screws at the extreme top and bottom of the module.



Figure 2-3. VMEbus Cardcage

2.9 INSTALLING A 6U FRONT PANEL KIT (optional XVME-203 Only)

XYCOM Model Number XVME-941 is an optional 6U front panel kit designed to replace the existing 3U front panel on the XVME-203. The 6U front panel facilitates the secure installation of single-high modules in those chassis which are designed to accomodate double-high modules. The following is a step-by-step procedure for installing the 6U front panel on an XVME-203 Module (refer to figure 2-4 for a graphic depiction of the installation procedure).

- 1. Disconnect the module from the bus.
- 2. Remove the screw and plastic collar assemblies (labeled #6 and #7) from the extreme top and bottom of the existing 3U front panel (#11), and install the screw assemblies in their corresponding locations on the 6U front panel.
- 3. Slide the module identification plate (labeled #13) from the handle (#9) on the 3U front panel. By removing the screw/nut found inside the handle, the entire handle assembly will separate from the 3U front panel. Remove the counter-sunk screw (#8) to separate the 3U front panel from the printed circuit board (#12).
- 4. Line-up the plastic support brackets on the printed circuit board with the corresponding holes in the 6U front panel (i.e. the holes at the top and top-center of the panel). Install the counter-sunk screw (#8) in the hole near the top center of the 6U panel, securing it to the lower support bracket on the printed circuit board.
- 5. Install the handle assembly (which was taken from the 3U panel) at the top of the 6U panel, using the screw and nut previously attached inside the handle. After securing the top handle, slide the module identification plate in place.
- 6. Finally, install the bottom handle (i.e. the handle that accompanies the krt (labeled #2) using the screw and nut (#3 & #5) provided. Slide the XYCOM VMEbus I.D. plate in place on the bottom handle. The module is now ready to be re-installed in the backplane.



Figure 2-4. Installation of an XVME-941 6U Front Panel

Chapter 3

MODULE PROGRAMMING

3.1 INTRODUCTION

This chapter explains the XVME-203/293 memory map components. For specific information regarding the STC and the Universal Interrupt Controller, see the Am9513A and Am9519A manuals supplied with the board.

3.2 BASE ADDRESSING

The XVME-203/293 10 Channel Counter Module is designed to be addressed within the VMEbus-defined 64K Short I/O Address Space. When the module is installed in a system, it will occupy a 1K byte block of the Short I/O Address Space. The base address decoding scheme for the XVME I/O modules positions the starting address for each board on a 1K boundary. Thus, there are 64 possible base addresses (1K boundaries) for the XVME-203/293 within the Short I/O Address Space. (Refer to Section 2.4.2 for the list of base addresses and their corresponding list of jumper configurations.)

The logical registers utilized for the conversion data on the XVME-203/293 are given specific addresses within the 1K of block-address space occupied by the module. These addresses are offset from the module base address. Figure 3-1 shows a representative memory map for the XVME-203/293 module.



Figure 3-1. XVME-203/293 Memory Map

A specific register on the module can be accessed by simply adding the specific register offset the module base address. For example, the module Status/Control Register is located at address 81H within the I/O interface block. Thus, if the module base address is jumpered to 1000H, the Status/Control Register would be accessible at address 1081H.

(Module base address)		(Register offset)		(Status/Control	Reg.)
1000H	+	81H	=	1081H	U,

For memory-mapped CPU modules (such as 68000 CPU modules), the short I/O address space is memory-mapped to begin at a specific address. For such modules, the register offset is an offset from the start of this memory-mapped short I/O address space. For example, if the short I/O address space of a 68000 CPU module starts at F90000H, and if the base address of the XVME-203/293 is set at 1000H, then the actual module base address would be F91000H.

3.3 INTERFACE BLOCK

Each of the following programming locations of the XVME-203/293 interface block (previously shown in Figure 3-1) are defined in greater detail in this chapter's remaining sections. The module is an odd-byte only VMEbus slave. Word, evenbyte or odd-byte accesses may be used. However, the module does not respond to accesses on the even bytes.

<u>Status/Control Register</u> (base + 81H): (Section 3.3.1) This register provides eight single-bit locations that enable and disenable STC outputs and determine VMEbus interrupt levels.

Interrupt Controller

<u>Data Register</u> (base + 09H): (Section 3.3.2.1) This eight-bit port corresponds to the Am9519A (universal interrupt controller) data register

<u>Control Register</u> (base + OBH): (Section 3.3.2.1) This eight-bit port corresponds to the Am9519A control register

System Timing Controller

<u>Data Register A</u> (base + OlH): (Section 3.3.3.1) This eight-bit port corresponds to the data register on STC **A**

<u>Control Register A</u> (base + 03H): (Section 3.3.3.1) This eight-bit port corresponds to the control register on STC A $\frac{\text{Data Register B}}{\text{This eight-bit port corresponds to the data register}} (\text{base} + 05\text{H}): (Section 3.3.3.1)$

<u>Control Register B</u> (base + 07H): (Section 3.3.3.1) This eight-bit port corresponds to the control register on STC B

Ouadrature Selection Registers

<u>STC A</u> (base + 85H): (Section 3.3.4) T h i s eight-bit port determines whether or not a connection is made with the quadrature-select circuitry on STC A

<u>STC B</u> (base + 89H): (Section 3.3.4) T h i s eight-bit port determines whether or not a connection is made with the quadrature-select circuitry on STC B

3.3.1 Status/Control Register

The status/control register on the XVME-203/293 is a dual, eight-bit register. The least significant bits (Bits O-3) allow access to the WRITE-ONLY Control Register. The most significant bits (Bits 4-7) give READ-ONLY access to the Status Register.

The following sections describe the Control Register and Status Register in more detail.

3.3.1.1 Control Register Bit Definitions

The control register selects the VMEbus interrupt levels for the XVME-203/293, and enables the STC output buffers. This is a WRITE-ONLY register. Only the four least significant bits (D3 - DO) can be written to. Figure 3-2 defines the four bit locations.



Figure 3-2. Control Register (WRITE ONLY)

The following is a bit-by-bit description of the control register:

- Bit Number Description
- DO thru D2 These are the three "least significant bits" (LSO,LSI & LS2). They are used to select the VMEbus interrupt vector level (WRITE-ONLY). For convenience, the table showing the bit settings for selecting interrupts is repeated below (Table 3-1).

Bits (Set in Control register)		ol register)	
LS2	LSI	LSO	VMEbus Interrupt Level
0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	None, Interrupts Disabled 1 2 3 4 5 6 7

Table 3-1. Interrupt Level Options

 $\underline{D3}$ This bit provides a means for 'enabling' and 'disabling' the STC outputs to the ribbon connector. A logic '1' written to this location 'enables' STC outputs (WRITE-ONLY).

3.3.1.2 Status Register Bit Definitions

The status register offers READ-ONLY updating of information in the control register (bits D3-D0) and in the four quadrature circuits (bits D7-D4). Figure 3-3 defines the bits read in the status register.

Ľ										
ļ	7	6	5	4	3	2	1	0		
									•	Direction Indicator STC B Channels 0 & 1 Direction Indicator STC B
										Channels 2 & 3 Direction Indicator STC A Channels 0 & 1
										Direction Indicator STC A Channels 2 & 3

Figure 3-3. Status Register (READ ONLY)

The following is a bit-by-bit description of the status register:

Bit Number Description

<u>D4 thru D7</u> These are **READ-ONLY** bits describing the directions of each of the four quadrature circuits in STCs A & B. Table 3-2 shows the settings for the various bits, and their corresponding channels.

	Channel	Bit	Clockwise	Counterclockwise
	Numbers	Numbers	Bit Setting	Bit Setting
STC B	0&1	7	0	I
	2&3	6	0	1
STC A	0&1	5	0	1
	2&3	4	0	1

|--|

3.3.2 Interrupt Controller

The on-board interrupt source for the XVME-203/293 is the Am9519A Universal Interrupt Controller. This manual will discuss specific registers for the chip but is not intended to be a full information source. More information, if necessary, can be found in the Universal Interrupt Controller manual provided with the module.

The interrupt controller provides eight interrupt (input) channels. Four of the channels are connected to four 'STC A' outputs. The other four are connected to four 'STC B' outputs. Table 3-3 shows which Am9519A interrupt request channels correspond with which 'STC A' and 'STC B' outputs.

STC A outputs	STC B outputs	Interrupt Controller Inputs
AOUTO		IREQO
AOUTI		IREÒI
AOUT2		IREO2
AOUT3		IREÒ3
	BOUT0	IREO4
	BOUT1	IREÒ5
	BOUT2	IREO6
	BOUT3	IREO7

Table 3-3. Interrupt Controller Connections

3.3.2.1 Interrupt Controller Control & Data-Registers (Base + 09H, and Base + 0BH)

The control and data registers on the XVME-203/293 are ports that correspond to the Control/Data Input on the Am9519A (universal interrupt controller). Each register is eight bits long. The data port corresponds to the data register on the Am9519A (see the Am9519A Handbook). This control port corresponds to the control register on the Am9519A.

3.3.3 The System Timing Controller (STC)

The XVME-203/293 has two STCs. Each STC contains five 16-bit counters and a 4 bit pre-scaler. The counters may be concatenated to form a single counter (up to 80 bits long). Concatenated counters must be arranged in a strict sequential order (1 to 2 to 3 to 4 to 5 to 1 to 2..., etc where 5 always follows 4 and 1 always Follows 5).

NOTE

The System Timing Controller on the XVME-203/293 is a versatile source for coordinating timing sequences. Uses for the STC are expansive. This manual has limited information regarding use of the STC. For more detailed information, refer to the Am9513A manual provided with the module.

Each counter has two inputs (source and gate) and one output (terminal count). All counters can be programmed to accept one of four different count sources. They are:

- the previous counters terminal count output
- any of the counters source inputs SRCI-SRC5
- any of the counters gate inputs GATEI-GATE5
- any of five internally developed frequencies

Four of the SRC and GATE inputs to 'each STC are derived from four clock and gate inputs to the board. Inputs CLOCK 0 through CLOCK 3 (and GATE 0 through. GATE 3) are connected to source inputs SRCI through SRC4 (and GATE 1 through GATE 4). SRC5 and GATE5 are also used but they are not connected to any offboard signals (see Table 3-4).

Each of the choices in the prior paragraph are made by the programming of the STC counter mode register. In addition to these selections, the XVME-203/293 allows the CLOCK 0 through 3 inputs to be pre-processed by quadrature detection circuitry. CLOCK inputs O/l form the CWO/CCWO quadrature pair. CLOCK inputs 2/3 form the CWI/CCWl quadrature pair.
3.3.3.1 STC Control Registers and Data Registers (Base + 03H, Base + 07H) (Base + 01H, Base + 05H)

The STC is addressed by external systems as only two locations: a control port or a data port. Transfers at the control port allow direct access to the command register (write) and status register (read). All other internal locations are accessed for read and write operations via the data port. Transfers to and from the control port are always S-bits wide.

The following paragraphs briefly discuss the roles of the four elements in the control port registers (see page 1-5, STC manual).

<u>The Command Register</u> provides direct control over each of the five general counters (S1-S5). It controls access through the Data Pointer register. Logic '1' on an S-bit indicates the specified counter is active. For a complete list of the commands for this register, see page 1-26 of the STC manual.

<u>The Data Pointer Register</u> consists of a 3-bit 'group' pointer, a 2-bit 'element' pointer, and a 1-bit 'byte' pointer. The byte pointer indicates which byte of a 16-bit register is to be transferred through the next Data Port access. The element and group pointers are used to choose which internal register is to be accessed via the Data Port (see figure 1-9, page 1-6, STC manual).

<u>The Pre-fetch Circuit</u> is used for all read/write operations associated with the Data Port to minimize access time to internal STC registers. Prefetches are also performed after the "Load Data Pointer" command. After each read/write operation via the Data Port, the Data Pointer register is updated to point to the next register to be accessed.

<u>The Status Register</u> (S-bit, READ-ONLY) register indicates the states of the byte-pointer bit in the Data Pointer and the OUT signals for each general counter. The status register is normally accessed via the Control Port, but may also be read via the Data Port as part of the Control Group (page 1-8 STC manual).

3.3.4 **Quadrature Selection Registers**

(Base + 85H, Base + 89H)

The Quadrature function select register provides the means to select between the clock inputs or to pre-process the clock inputs through the quadrature detection circuitry. Table 3-4 illustrates the quadrature selection process.

	Signal name		
STC INPUT	Quadrature selected	Quadrature not selected	
SRC1	CLOCK 0	CLOCK 0	
SRC2	CLOCK 1	CLOCK 1	
SRC3	CW I	CLOCK 2	
SRC4	CCW 1	CLOCK 3	
SRC5	CW 0	CW 0	
GATE1	GATE 0	GATE 0	
GATE2	GATE I	GATE 1	
GATE3	GATE 2	GATE 2	
GATE4	GATE 3	GATE 3	
GATE5	CCW 0	CCW 0	

Table 3-4. Quadrature Selection

STC inputs SRC5 and GATE5 are permanently connected to CW 0 and CCW 0, respectively. They are not connected to any off board clock signals. Although this limits external sources of counting, it does not prevent the selection of any other STC internal source. When the quadrature function is selected, only SRC3 and SRC4 are affected.

3.3.4.1 Quadrature Selection Register Bit Definitions

Both XVME-203/293 STCs are equipped with a quadrature register. The bit assignments for each register are identical. The quadrature function selection register must be programmed to enable the quadrature detection circuitry for either STC.

To enable quadrature detection from this register, the least significant bit must be set to logic '1'. The bit is reset to logic '0' at power-up (disabling quadrature detection).

As Figure 3-4 shows, bits D7 thru Dl on this register are not used by the XVME-203/293.





3.3.4.2 Quadrature Detector

The quadrature detector uses three circuits: Quadrature Detect Logic Array, Digital Delay Line, and Status Register.

A quadrature position transducer generates three signals SIN, COS and INDEX. SIN and COS signals are used to calculate the number of steps a rotating device makes in a clockwise or counterclockwise direction. The COS signal is 90 degrees out of phase with the SIN signal. The INDEX signal is active when the transducer shaft is at the zero degree position. Not all transducers produce an INDEX signal.

The XVME-203/293 is designed to operate with as many as four quadrature transducers. When a channel on the module is to be used as a quadrature position detector the transducer must be connected as follows:

The <u>EVEN-numbered</u> CLOCK input (0 or 2) of a particular channel is connected to the SIN output of the transducer.

The <u>ODD-numbered</u> CLOCK input 1 (or 3) is connected to the COS output of the transducer.

The INDEX signal (if generated) must be connected to one of the GATE inputs (O-3).

CLOCK inputs O/l and 2/3 thus form two SIN/COS pairs of signals that are routed to the each of the STC's. Each STC is capable of handling two sets of quadrature signals.

When the transducer is rotated in the clockwise direction a pulse will appear on the CW output of the logic array. If the transducer rotates in the counter-clockwise direction a pulse will appear on the CCW output of the logic array. The width of the pulse generated is equal to the amount of time it takes for the delayed SIN or COS to follow the SIN or COS signal (100-200 ns).

3.4 PROGRAMMING EXAMPLES

The following three sections contain examples of programming the Am9513A on the XVME-203/293 for operating the chip's frequency measurement, "Mode E" and "Mode D" features.

3.4.1 Example One: Frequency Measurement

ASMID 68000 LIST CON,ME,PAGE(62),SYM,XREF NOLIST CND,DBG GEN.L

FREQ

rate generator MODE D

ORG 800000H

CNTMOD	EOU	0F90000H	;XVME-203 BASE ADDRESS
DIO	ĒÕŬ	0F90400H	;XVME-200 BASE ADDRESS
STCAD	EÒU	0F90001H	;STC 'A' DATA REGISTER
STCAC	EÒU	0F90003H	STC 'A' CONTROL REGISTER
STCBD	EÒU	0F90005H	;STC 'B' DATA REGISTER
STCBC	EÒU	0F90007H	;STC 'B' CONTROL REGISTER
ICTRD	EQU	0F90009H	;INTERRUPT CONTROLLER DATA
			;REGISTER
ICTRC	EQU	0F9000BH	;INTERRUPT CONTROLLER CONTROL
			;REG.

,

9513A INITIALIZATION

NOP NOP MOVE.B MOVE.B	#OFFH,STCAC #OE7H,STCAC	;Reset cntr 1 ;Cntr 1, 8 bit bus mode
MOVE.B MOVE.B MOVE.B MOVE.B MOVE.B	#SFH,STCAC #OEEH,STCAC #17H,STCAC #OOH,STCAD #40H,STCAD	;Load the reset counters ;Turn gate off ;Set data ptr to Master mode register ;Disable auto incr. LSB ;MSB
M0VE.B M0VE.B M0VE.B	#01H,STCAC #21H,STCAD #OBH,STCAD	;Set data pointer to ;Cntr 1 Mode register ;Set cntr 1 mode reg. ;Mode D rate gen no gating

M0VE.B M0VE.B M0VE.B	#09H,STCAC #08H,STCAD #OOH,STCAD	;Set data pointer to ;Cntr 1 load register ;Set cntr 1 load reg. LSB ;MSB
M0VE.B	#6 1 H,STCAC	;Load and Arm cntr 1
TRAP WORD END	#15 0000H	;End

3.4.2 Example Two: External Gating

ASMID 68000 LIST CON,ME,PAGE(62),SYM,XREF NOLIST CND,DBG GEN.L

extgate PROGRAM

			,
MON.START	EQU	0000H	;RETURN T O 680MON
CR	EOU	ODH	;CARRIAGE RETURN
LF	FÕŬ	OAH	;LINE FEED
CNTMOD	FÕŬ	0F90000H	XVME-203 BASE ADDRESS
DI01	FÕŬ	OF90400H	;PIT1 BASE ADDRESS
D102	ĒÕŬ	OF90440H	;PIT2 BASE ADDRESS
DI01TCR	FOU	OF90421H	;PIT1 TIMR CNTRL REG
DI02TCR	ĒÕŬ	OF90461H	;PIT2 TIMR CNTRL REG
DIOICPRH	ĒŌŪ	OF90427H	PITI COUNT PRELOAD REG HIGH
DIOICPRM	ĒŌŪ	OF90429H	PITI COUNT PRELOAD REG MID
DIOICPRL	ĒQŪ	OF9042BH	PITI COUNT PRELOAD REG LOW
DI02CPRH	ĒŌŪ	OF90467H	;PIT2 COUNT PRELOAD REG HIGH
DI02CPRM	ĒŌŪ	OF90469H	;PIT2 COUNT PRELOAD REG MID
DI02CPRL	ĒŌŪ	OF9046BH	;PIT2 COUNT PRELOAD REG LOW
STCAD	ĒŌŪ	OF90001H	;STC 'A' DATA REGISTER
STCAC	ĒQŪ	OF90003H	STC 'A' CONTROL REGISTER
STCBD	EQU	OF90005H	;STC 'B' DATA REGISTER
STCBC	EQU	OF90007H	STC 'B' CONTROL REGISTER
UICD	EQU	OF90009H	;INTERRUPT CONTROLLER DATA
			;REGISTER
UICC	EQU	OF9000BH	;INTERRUPT CONTROLLER CONTROL
			;REG.
LEl	EQU	OF90085H	;QUAD LATCH #1 CHIP SELECT
LE2	EQU	OF90089H	;QUAD LATCH #2 CHIP SELECT
MDL	EQU	21H	;MODE LSB
MDH	EQU	OAIH	;MODE MSB
VL	EQU	02H	COUNT VALUE LSB
VH	EQU	00H	COUNT VALUE MSB

ORG SOOOOOH

INITIALIZATION

9513A INITIALIZATION

,

,

MOVE.B	#OFFH,STCAC	;Reset cntr A
MOVE.B	#0E7H,STCAC	;Cntr A, 8 bit bus mode
MOVE.B	#5FH,STCAC	;Load and clear TC outputs
MOVE.B MOVE.B MOVE.B	#17H,STCAC #OOH,STCAD #OOH,STCAD	;Set data pointer to ;Select master mode register ; ;enable auto incr.
MOVE.B	#0 1 H,STCAC	;Select cntr 1 mode register
MOVE.B	#MDL,STCAD	;Load 1st byte of mode
MOVE.B	#MDH,STCAD	;Load 2nd byte of mode
MOVE.B	#VL,STCAD	;Load 1st byte of load reg
MOVE.B	#VH,STCAD	;Load 2nd byte of load reg
MOVE.B	#02H,STCAC	;Select cntr 2 mode register
MOVE.B	#MDL,STCAD	;Load 1st byte of mode
MOVE.B	#MDH+ 1 ,STCAD	;Load 2nd byte of mode
MOVE.B	#VL,STCAD	;Load 1st byte of load reg
MOVE.B	#VH,STCAD	;Load 2nd byte of load reg
MOVE.B	#03HSTCAC	;Select cntr 3 mode register
MOVE.B	#MDL,STCAD	;Load 1st byte of mode
MOVE.B	#MDH+2,STCAD	;Load 2nd byte of mode
MOVE.B	#VL,STCAD	;Load 1st byte of load reg
MOVE.B	#VH,STCAD	;Load 2nd byte of load reg

	MOVE.B	#04H,STCAC	;Select cntr 4 mode register
	MOVE.B	#MDL,STCAD	;Load 1st byte of mode
	MOVE.B	#MDH+3,STCAD	;Load 2nd byte of mode
	MOVE.B	#VL,STCAD	;Load 1st byte of load reg
	MOVE.B	#VH,STCAD	;Load 2nd byte of load reg
NEXT	MOVE.B	#OFFH,STCBC	;Reset cntr B
	MOVE.B	#OE7H,STCBC	;Cntr B, 8 bit bus mode
	MOVE.B	#5FH,STCBC	;Load and clear TC outputs
	MOVE.B MOVE.B MOVE.B	#17H,STCBC #OOH,STCBD #OOH,STCBD	;Set data pointer to ;Master mode register ; ;enable auto incr.
	;MOVE.B	#01HSTCBC	;Select cntr 1 mode register
	MOVE.B	#MDL,STCBD	;Load 1st byte of mode
	MOVE.B	#MDH,STCBD	;Load 2nd byte of mode
	MOVE.B	#VL,STCBD	;Load 1st byte of load reg
	MOVE.B	#VH,STCBD	;Load 2nd byte of load reg
	MOVE.B	#02H,STCBC	;Select cntr 2 mode register
	MOVE.B	#MDL,STCBD	;Load 1st byte of mode
	MOVE.B	#MDH+ 1 ,STCBD	;Load 2nd byte of mode
	MOVE.B	#VL,STCBD	;Load 1st byte of load reg
	MOVE.B	#VH,STCBD	;Load 2nd byte of load reg
	MOVE.B	#03H,STCBC	;Select cntr 3 mode register
	MOVE.B	#MDL,STCBD	;Load 1st byte of mode
	MOVE.B	#MDH+2,STCBD	;Load 2nd byte of mode
	MOVE.B	#VL,STCBD	;Load 1st byte of load reg
	MOVE.B	#VH,STCBD	;Load 2nd byte of load reg
	MOVE.B	#04H,STCBC	;Select cntr 4 mode register
	MOVE.B	#MDL,STCBD	;Load 1st byte of mode
	MOVE.B	#MDH+3,STCBD	;Load 2nd byte of mode
	MOVE.B	#VL,STCBD	;Load 1st byte of load reg
	MOVE.B	#VH,STCBD	;Load 2nd byte of load reg
	MOVE.B	#7FH,STCAC	;LOAD AND ARM ALL COUNTERS 'A'
	MOVE.B	#7FH,STCBC	;LOAD AND ARM ALL COUNTERS 'B'

NOP NOP

init xvme-200

;SET DIOI COUNT PRELOAD REG HIGH DIO MOVE.B #OOH,DIO | CPRH SET DIOI COUNT PRELOAD REG MID MOVE.B #OOH.DIO | CPRM M0VE.B **#OFFH,DIOICPRL** ;SET DIOI COUNT PRELOAD REG LOW NOP NOP ;SET D102 COUNT PRELOAD REG HIGH #OOH,DI02CPRH MOVE.B #OOH,DI02CPRM ;SET D102 COUNT PRELOAD REG MID M0VE.B MOVE.B **#OFFH,DI02CPRL** :SET D102 COUNT PRELOAD REG LOW NOP NOP SET TIMR FOR SQUARE WAVE #4 1 H,DIO 1 TCR MOVE.B MOVE.W #048H,DO NOP NOP LOOP SUB1.B #IH,DO BNE LOOP ;SET TIMR FOR SQUARE WAVE MOVE.B #4 1H,DI02TCR NOP NOP TEST MOVE.B #3H,DIO 1+9H ;SET PORT C DATA DIRECTION REG ;SET PORT C DATA REG MOVE.B #OH,DIO 1+19H ;SET PORT GENERAL CONTROL REG #30H,DIOl+lH MOVE.B :MODE 0 UNI-8 BIT MOVE.B #OOH,DIO 1+3H SET PORT SERVICE REG SET PORT A DATA DIRECTION REG TO MOVE.B #OFFH,DIO 1+5H ;OUTPUT MOVE.B #OOH,DIO 1 +ODH ;SET PORT A CONTROL REGISTER MOVE.B #OOH,DIOl+llH START STCA CNTR #1 BY ENABLING GIA

> TRAP #15 WORD 0000

3.4.3 Example Three: No Hardware Gating

ASMID 68000 LIST CON,ME,PAGE(62),SYM,XREF NOLIST C N D , D B G GEN.L

modedext PROGRAM

MON.START	EQU	0000H	;RETURN TO 680MON
CR	EQU	O D H	;CARRIAGE RETURN
LF	EOU	OAH	;LINE FEED
CNTMOD	ĒQŪ	OF90000H	;XVME-203 BASE ADDRESS
DIOI	EQU	OF90401H	PITI GEN CNTRL REG ADDRESS
D102	EQU	OF90441H	;PIT2 GEN CNTRL REG ADDRESS
DIOITCR	EQU	OF90421H	;PIT1 TIMR CNTRL REG
DI02TCR	EQU	OF90461H	;PIT2 TIMR CNTRL REG
DIOICPRH	EQU	OF90427H	;PIT1 COUNT PRELOAD REG HIGH
DIOICPRM	EQU	OF90429H	;PIT1 COUNT PRELOAD REG MID
DIOICPRL	EQU	OF9042BH	;PITI COUNT PRELOAD REG LOW
DI02CPRH	EQU	OF90467H	;PIT2 COUNT PRELOAD REG HIGH
DI02CPRM	EQU	OF90469H	;PIT2 COUNT PRELOAD REG MID
DIOIZCPRL	EQU	OF9046BH	;PIT2 COUNT PRELOAD REG LOW
STCAD	EQŬ	OF90001H	;STC 'A' DATA REGISTER
STCAC	EQU	OF90003H	;STC 'A' CONTROL REGISTER
STCBD	EQU	OF90005H	;STC 'B' DATA REGISTER
STCBC	EQU	OF90007H	;STC 'B' CONTROL REGISTER
UICD	EQU	OF90009H	;INTERRUPT CONTROLLER DATA
			;REGISTER
UICC	EQU	OF9000BH	;INTERRUPT CONTROLLER CONTROL
			;REG.
LEI	EQU	OF90085H	;QUAD LATCH #1 CHIP SELECT
LE2	EOU	OF90089H	;QUAD LATCH #2 CHIP SELECT
MDL	EOU	21H	;MODE LSB
MDH	EQU	OIH	;MODE MSB
VL	EQU	02H	;COUNT VALUE LSB
VH	EQU	00H	;COUNT VALUE MSB

ORG 800000H

INITIALIZATION

9513A INITIALIZATION

MOVE.B #OFFH,STCAC	;Reset cntr A
MOVE.B #OE7H,STCAC	;Cntr A, 8 bit bus mode
MOVE.B #5FH,STCAC	;Load and clear TC outputs
MOVE.B # 17H,STCAC MOVE.B #OOH,STCAD MOVE.B #OOH,STCAD	;Set data pointer to ;Select master mode register ; ;enable auto incr.
MOVE.B #0 1 H,STCAC MOVE.B #MDL,STCAD MOVE.B #MDH,STCAD MOVE.B #VL,STCAD MOVE.B #VL,STCAD ,	;Select cntr 1 mode register ;Load 1st byte of mode ;Load 2nd byte of mode ;Load 1st byte of load reg ;Load 2nd byte of load reg
MOVE.B #02H,STCAC	;Select cntr 2 mode register
MOVE.B #MDL,STCAD	;Load 1st byte of mode
MOVE.B #MDH+ 1,STCAD	;Load 2nd byte of mode
MOVE.B #VL,STCAD	;Load 1st byte of load reg
MOVE.B #VH,STCAD	;Load 2nd byte of load reg
MOVE.B #03H STCAC	;Select cntr 3 mode register
MOVE.B #MDL,STCAD	;Load 1st byte of mode
MOVE.B #MDH+2,STCAD	;Load 2nd byte of mode
MOVE.B #VL,STCAD	;Load 1st byte of load reg
MOVE.B #VH,STCAD	;Load 2nd byte of load reg

	MOVE.B	#04H,STCAC	;Select cntr 4 mode register
	MOVE.B	#MDL,STCAD	;Load 1st byte of mode
	MOVE.B	#MDH+3,STCAD	;Load 2nd byte of mode
	MOVE.B	#VL,STCAD	;Load 1st byte of load reg
	MOVE.B	#VH,STCAD	;Load 2nd byte of load reg
NEXT	MOVE.B	#OFFH,STCBC	;Reset cntr B
	MOVE.B	#0E7H,STCBC	;Cntr B, 8 bit bus mode
	MOVE.B	#5FH,STCBC	;Load and clear TC outputs
	, MOVE.B MOVE.B MOVE.B	# 17H,STCBC #OOH,STCBD #OOH,STCBD	;Set data pointer to ;Master mode register ;enable auto incr.
	MOVE.B	#0 1 H,STCBC	;Select cntr mode register
	MOVE.B	#MDL,STCBD	;Load 1st byte of mode
	MOVE.B	#MDH,STCBD	;Load 2nd byte of mode
	MOVE.B	#VL,STCBD	;Load 1st byte of load reg
	MOVE.B	#VH,STCBD	;Load 2nd byte of load reg
	MOVE.B MOVE.B MOVE.B MOVE.B	#02H,STCBC #MDL,STCBD #MDH+ 1 ,STCBD #VL,STCBD #VH,STCBD	;Select cntr 2 mode register ;Load 1st byte of mode ;Load 2nd byte of mode ;Load 1st byte of load reg ;Load 2nd byte of load reg
	MOVE.B	#03H,STCBC	;Select cntr 3 mode register
	MOVE.B	#MDL,STCBD	;Load 1st byte of mode
	MOVE.B	#MDH+2,STCBD	;Load 2nd byte of mode
	MOVE.B	#VL,STCBD	;Load 1st byte of load reg
	MOVE.B	#VH,STCBD	;Load 2nd byte of load reg
	MOVE.B	#04H,STCBC	;Select cntr 4 mode register
	MOVE.B	#MDL,STCBD	;Load 1st byte of mode
	MOVE.B	#MDH+3,STCBD	;Load 2nd byte of mode
	MOVE.B	#VL,STCBD	;Load 1st byte of load reg
	MOVE.B	#VH,STCBD	;Load 2nd byte of load reg
	MOVE.B	#7FH,STCAC	;LOAD AND ARM ALL COUNTERS 'A'
	MOVE.B	#7FH,STCBC	;LOAD AND ARM ALL COUNTERS 'B'

> NOP NOP

init xvme-200

:SET DIOI COUNT PRELOAD REG HIGH DIO MOVE.B #OOH.DIO 1 CPRH MOVE.B #OOH,DIO1 CPRM ;SET DIOI COUNT PRELOAD REG MID MOVE.B #OFFH.DIO 1 CPRL :SET 0101 COUNT PRELOAD REG LOW NOP NOP ;SET D102 COUNT PRELOAD REG HIGH MOVE.B #OOH.DI02CPRH ;SET D102 COUNT PRELOAD REG MID MOVE.B #OOH,DI02CPRM MOVE.B #OFFH.DI02CPRL :SET D102 COUNT PRELOAD REG LOW NOP NOP ;SET TIMR FOR SQUARE WAVE MOVE.B #41H,DIOITCR MOVE.W #048H,DO NOP NOP LOOP SUB1.B #lH,DO BNE LOOP MOVE.B #4 1H,DI02TCR ;SET TIMR FOR SQUARE WAVE NOP NOP TEST MOVE.B #30H,DIO 1 ;SET PORT GENERAL CONTROL REG #OOH,DIO 1+2 MOVE.B :SET PORT SERVICE REG MOVE.B :SET PORT A DATA DIRECTION REG #OFFH.DIO 1+5 MOVE.B #OOH,DIO 1 +ODH ;SET PORT A CONTROL REGISTER MOVE.B #01H,DI01+11H START STCA CNTR #1 BY ENABLING GIA

TRAP	#15
WORD	0000

Appendix A

VMEbus CONNECTOR/PIN DESCRIPTION

The XVME-203 is physically configured as a non-expanded (NEXP), single-height, VMEbus-compatible board. There is one 96-pin bus connector on the rear edge of the board, labeled Pl. The pin connections for PI contain the standard address, data and control signals necessary for the operation of NEXP modules.

Table A-l. Pl - VMEbus Signal Identification

Signal Mnemonic	Connector and Pin Number	Signal Name and Description
ACFAIL*	IB:3	AC FAILURE: Open-collectors driven signal which indicates that the AC input to the power supply is no longer being provided, or that the required input voltage levels are not being met.
IACKIN*	lA:21	INTERRUPT ACKNOWLEDGE IN: Totem-pole driven signal. IACKIN* and IACKOUT* signals form a daisy- chained acknowledge. The IACKIN* signal indicates to the VME board that an acknowledge cycle is in progress.
IACKOUT*	1 A:22	INTERRUPT ACKNOWLEDGE OUT: Totem-pole driven signal. IACKIN* and IACKOUT* signals form a daisy-chained acknowledge. The IACKOUT* signal indicates to the next board that an acknowledge cycle is in progress.
AMO-AM5	1A:23 lB:16,17, 18,19 lC:14	ADDRESS MODIFIER (bits O-5): Three-state driven lines that provide additional information about the address bus, such as: size, cycle type, and/or DTB master identification.
AS*	lA:18	ADDRESS STROBE: Three-state driven signal that indicates a valid address is on the address bus.

Table	A-l.	VMEbus	Signal	Identification	(cont'd)
			0		· · · · ·

Signal Mnemonic	Connector and Pin Number	Signal Name and Description
A01-A23	1A:24-30 IC:15-30	ADDRESS BUS (bits 1-23): Three-state driven address lines that specify a memory address.
A24-A31	2B:4-11	ADDRESS BUS (bits 24-31): Three-state driven bus expansion address lines.
BBSY*	1B:l	BUS BUSY: Open-collector driven signal generated by the current DTB master to indicate that it is using the bus.
BCLR*	IB:2	BUS CLEAR: Totem-pole driven signal generated by the bus arbitrator to request release by the DTB master if a higher level is requesting the bus.
BERR*	1C:ll	BUS ERROR: Open-collector driven signal generated by a slave. It indicates that an unrecoverable error has occurred and the bus cycle must be aborted.
BGOIN*- BG3IN*	1B:4,6, 8,10	BUS GRANT (0-3) IN: Totem-pole driven signals generated by the Arbiter or Requesters. Bus Grant In and Out signals form a daisy-chained bus grant. The Bus Grant In signal indicates to this board that it may become the next bus master.
BGOOUT*- BG30UT*	1B:5,7, 9,11	BUS GRANT (0-3) OUT: Totem-pole driven signals generated by Requesters. These signals indicate that a DTB master in the daisy-chain requires access to the bus.

Table	A-1.	VMEbus	Signal	Identification	(cont'd)
-------	------	--------	--------	----------------	----------

Signal Mnemonic	Connector and Pin Number	Signal Name and Description
BR0*-BR3*	lB:12-15	BUS REQUEST (O-3): Open-collector driven signals generated by Requesters. These signals indicate that a DTB master in the daisy-chain requires access to the bus.
DSO*	IA:13	DATA STROBE 0: Three-state driven signal that indicates during byte and word transfers that a data transfer will occur on data buss lines (D00-D07).
DSI*	lA:12	DATA STROBE 1: Three-state driven signal that indicates during byte and word transfers that a data transfer will occur on data bus lines (D0-D15).
DTACK*	1A:l6	DATA TRANSFER ACKNOWLEDGE: Open-collector driven signal generated by a DTB slave. The falling edge of this signal indicates that valid data is available on the data bus during a read cycle, or that data has been accepted from the data bus during a write cycle.
D00-D15	lA:1-8 lC:1-8	DATA BUS (bits 0-15): Three-state driven, bi- directional data lines that provide a data path between the DTB master and slave.
GND	IA:9,11, 15,17,19, 1B:20,23, IC:9 2B:2,12, 22,31	GROUND

Table	A-	1.	VMEbus	Signal	Identification	(cont'd)
				0		· · · ·

Signal Mnemonic	Connector and Pin Number	Signal Name and Description
IACK*	1A:20	INTERRUPT ACKNOWLEDGE: Open-collector or three- state driven signal from any master processing an interrupt request. It is routed via the backplane to slot 1, where it is looped-back to become slot 1 IACKIN* in order to start the interrupt acknowledge daisy-chain.
IRQI*- IRQ7*	1B:24-30	INTERRUPT REQUEST (1-7): Open-collector driven signals, generated by an interrupter, which carry prioritized interrupt requests. Level seven is the highest priority.
LWORD*	1C:13	LONGWORD: Three-state driven signal indicates that the current transfer is a 32-bit transfer.
(RESERV- ED)	2B:3	RESERVED: Signal line reserved for future VMEbus enhancements. This line must not be used.
SERCLK	IB:21	A reserved signal which will be used as the clock for a serial communication bus protocol which is still being finalized.
SERDAT	1B:22	A reserved signal which will be used as the transmission line for serial communication bus messages.
SYSCLK	lA:10	SYSTEM CLOCK: A constant 16-MHz clock signal that is independent of processor speed or timing. It is used for general system timing use.

Signal Mnemonic	Connector and Pin Number	Signal Name and Description
SYSFAIL*	1C:l0	SYSTEM FAIL: Open-collector driven signal that indicates that a failure has occurred in the system. It may be generated by any module on the VMEbus.
SYSRESET*	lC:12	SYSTEM RESET: Open-collector driven signal which, when low, will cause the system to be reset.
WRITE*	lA:14	WRITE: Three-state driven signal that specifies the data transfer cycle in progress to be either read or written. A high level indicates a read operation, a low level indicates a write operation.
+5V STDBY	lB:31	+5 VDC STANDBY: This line supplies +5 VDC to devices requiring battery backup.
+5v	1 A:32 1B:32 1C:32 2B:1,13,32	+5 VDC POWER: Used by system logic circuits.
+12V	1C:31	+12 VDC POWER: Used by system logic circuits.
-12V	lA:31	-12 VDC POWER: Used by system logic circuits.

Table A-l. VMEbus Signal Identification (cont'd)

BACKPLANE CONNECTOR PI

The following table lists the Pl pin assignments by pin number order. (The connector consists of three rows of pins labeled rows A, B, and C.)

Pin Number	Row A Signal Mnemonic	Row B Signal Mnemonic	Row C Signal Mnemonic
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30	Mnemonic D00 D01 D02 D03 D04 D05 D06 D07 GND SYSCLK GND DSI* DSO* WRITE* GND DTACK* GND DTACK* GND IACK* IACKIN* IACKIN* IACKOUT* AM4 A07 A06 A05 A04 A02 A01	Mnemonic BBSY * BCLR* ACFAIL* BGOIN* BGOOUT* BGIN* BGIOUT* BG2IN* BG2OUT* BG3IN* BG30UT* BR0* BR1* BR2* BR3* AM0 AM1 AM2 AM3 GND SERCLK(1) SERDAT(1) GND IRQ7* IRQ6* IRQ5* IRQ4* IRQ3* IRQ2* IRQ1*	Mnemonic D08 D09 DI0 DI1 D12 D13 D14 D15 GND SYSFAIL* BERR* SYSRESET* LWORD* AM5 A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A09 A08
31 32	-12v +5v	+5V STDBY +5v	+12v +5v

Table A-2. Pl Pin Assignments

Appendix B

QUICK REFERENCE GUIDE

This chapter contains the following XVME-203 tables for easy reference:

- -- XVME-203 I/O Interface Block (Memory Map; Figure 3-1)
- -- Control Register Bits (Figure 3-2)
- -- Status Register Bits (Figure 3-3)
- -- Direction Indicator Bits (Table 3-2)
- -- Jumper Options (Table 2-1)
- -- Jumper List (Table 2-6)
- -- Base Address Jumper Options (Table 2-2)
- -- Input Connector JKI (Table 2-5)
- -- Module Base Address List (Table 2-3)
- -- Interrupt Controller Connections (Table 3-3)
- -- Quadrature Selection (Table 3-4)



Figure B-1. XVME-203/293 Memory Map

B-2



<u>-2</u>

Figure B-2. Control Register (Write Only)



Figure B-3. Status Register (READ ONLY)

B-3

Pin Number	Row A Signal Mnemonic	Row B Signal Mnemonic	Row C Signal Mnemonic
$ \begin{array}{c} 1\\ 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 29\\ 30\\ 31\\ 32 \end{array} $	D00 D01 D02 D03 D04 D05 D06 D07 GND SYSCLK GND DSI* DS0* WRITE* GND DTACK* GND IACK* IACKN* IACKOUT* AM4 A07 A06 A03 A02 A01 -12v +5v	BBSY * BCLR* ACFAIL* BG0IN* BG0UT* BG1N* BG10UT* BG2IN* BG20UT* BG31N* BG30UT* BR0* BR1* BR2* BR3* AM0 AM1 AM2 AM3 GND SERCLK(1) SERDAT(1) GND IRQ7* IRQ6* IRQ5* IRQ4* IRQ3* IRQ2* IRQ1* +5V STDBY +5V	DOS DO9 D10 D11 D12 D13 D14 D15 GND SYSFAIL* BERR* SYSRESET* LWORD* AM5 A23 A22 A21 A20 A19 A18 A17 A16 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A14 A17 A16 A15 A17 A17 A16 A17 A17 A17 A17 A17 A17 A17 A17 A17 A17

Table	B-1.	P1	Pin	Assignments
1 4010	\mathbf{D}^{-1} .	11	1 111	rissignments

PIN #	SIGNAL	PIN #	SIGNAL	PIN #	SIGNAL
PIN # P2A-1 P2A-2 P2A-3 P2A-4 P2A-5 P2A-6 P2A-7 P2A-8 P2A-9 P2A-10 P2A-11 P2A-12 P2A-13 P2A-14 P2A-15 P2A-16 P2A-17 P2A-18 P2A-19 P2A-20 P2A-21 P2A-22 P2A-23 P2A-24 P2A-25 P2A-25 P2A-26 P2A-27 P2A-28 P2A-29	SIGNAL ACLOCKO AGATE0 ACLOCKI AGATE1 ACLOCK AGATE2 ACLOCK3 AGATE3 AOUTO AOUT1 AOUT2 AOUT3 BCLOCK0 BGATE0 BCLOCK1 BGATE0 BCLOCK1 BGATE1 BCLOCK2 BGATE2 BCLOCK3 BGATE2 BCLOCK3 BGATE3 BOUT0 BOUT1 BOUT2 BOUT3 NO CONNECT AOUT4 AFOUT BOUT4 BOUT4 BFOUT	PIN # P2B-1 P2B-2 P2B-3 P2B-4 P2B-5 P2B-6 P2B-7 P2B-8 P2B-7 P2B-8 P2B-9 P2B-10 P2B-11 P2B-12 P2B-13 P2B-14 P2B-15 P2B-14 P2B-15 P2B-16 P2B-17 P2B-18 P2B-19 P2B-20 P2B-21 P2B-22 P2B-23 P2B-24 P2B-25 P2B-25 P2B-26 P2B-27 P2B-28 P2B-29	SIGNAL V C C GND NO CONNECT NO CONNECT	PIN # P2C-1 P2C-2 P2C-3 P2C-3 P2C-4 P2C-5 P2C-6 P2C-7 P2C-8 P2C-9 P2C-10 P2C-11 P2C-12 P2C-12 P2C-13 P2C-14 P2C-15 P2C-16 P2C-17 P2C-18 P2C-17 P2C-18 P2C-19 P2C-20 P2C-21 P2C-22 P2C-23 P2C-24 P2C-25 P2C-25 P2C-26 P2C-27 P2C-28 PC2-29	SIGNAL GND GND GND GND GND GND GND GND GND GND
PZA-2 8 P2A-29 P2A-30 P2A-31 P2A-32	BOUT4 BFOUT NO CONNECT NO CONNECT NO CONNECT	P2B-28 P2B-29 P2B-30 P2B-31 P2B-32	NO CONNECT NO CONNECT NO CONNECT GND VCC	P2C-28 PC2-29 P2C-30 P2C-31 P2C-32	GND GND GND GND

Table B-2. Pin Assignment for P2 (XVME-293)

Pin Number	Signal	Pin Number	Signal
$ \begin{array}{c} 1\\ 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ \end{array} $	Ground ACLOCK 0 Ground AGATE 0 Ground ACLOCK 1 Ground AGATE 1 Ground ACLOCK 2 Ground AGATE 2 Ground ACLOCK 3 Ground ACLOCK 3 Ground ACLOCK 3 Ground ACLOCK 3 Ground AOUT 0 Ground AOUT 1 Ground AOUT 2 Ground AOUT 2 Ground AOUT 3 Ground	$\begin{array}{c} 26\\ 27\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 34\\ 35\\ 36\\ 37\\ 38\\ 39\\ 40\\ 41\\ 42\\ 43\\ 40\\ 41\\ 42\\ 43\\ 44\\ 45\\ 46\\ 47\\ 48\\ 49\\ 50\\ \end{array}$	BCLOCK 0 Ground BGATE 0 Ground BCLOCK 1 Ground BGATE 1 Ground BCLOCK 2 Ground BCLOCK 2 Ground BCLOCK 3 Ground BCLOCK 3 Ground BOUT 0 Ground BOUT 0 Ground BOUT 1 Ground BOUT 2 Ground BOUT 3 Ground Ground Ground
		l	

Table B-3. Input Connector JKl

VMEbus OPTIONS	
Jumpers	Use
JA10, JA11, JA12, JA13, JA14, JA15	Module base address select jumpers (refer to section 2.4.2)
JI	This jumper allows the module to respond to supervisory access only (when installed) or to both supervisory and non-privileged access (when removed; Section 2.4.3)

Table B-4. XVME-203/293 Jumper Options

Table B-5. Access Options

Jumper J1	Access Mode Selection	Address Modifier Code
Installed	Supervisory Only	2DH
Removed	Supervisory or Non-Privileged	2DH or 29H

Table	B-6.	Interrupt	Level	Options
1 400 10	20.	menepe		opnome

Bits (Set in	status/Co	ntrol register)	
LS2	LSI	LSO	VMEbus Interrupt Level
0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	None, Interrupts Disabled

Jumpers					VME base address in VME Short I/O Address Space	
JA15	JA14	JA13	JA12	JA11	JA10	
JAIS IN IN IN IN IN IN IN IN IN IN IN IN IN	JAIA IN INN INN INN INN INN INN INN INN INN	JA13 IN IN IN IN IN IN IN IN IN IN IN IN IN	JA12 IN IN OUT OUT OUT IN IN IN OUT OUT IN IN IN IN IN IN IN IN IN IN IN IN IN	JAII IN IN OUT IN IN IN IN IN IN IN IN IN IN IN IN IN	JAIO IN OUT IN O	0000H 0400H 0800H 1000H 1400H 1400H 1800H 2000H 2400H 2800H 2800H 2600H 3000H 3400H 3800H 3600H 4400H 4800H 4800H 4600H 5500H 5500H 5500H 5500H 5600H 6600H 6600H 6600H 6600H 7800H 7800H 7800H 7800H 7800H 7800H 8800H 8800H 8800H 8800H 8800H 8600H 8800H 8600H 8000H 8000H 8000H 9000H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9900H 9000H 8000H
OUT OUT OUT OUT OUT		IN IN OUT OUT OUT	OUT OUT IN OUT OUT	IN OUT OUT IN IN IN	OUT IN OUT IN IN OUT	D400H D800H DC00H E000H F000H F400H
OUT OUT	OUT OUT	OUT OUT	OUT OUT	OUT OUT	IN OUT	F800H FC00H

Table B-7. Base Address Jumper Options

·• .:•*

B-8

IN = Logic "0" OUT = Logic "1"

NOTE

Table	B-8.	XVME-203/293	Jumper	List
			1	

Jumper	Description
JI	IN = supervisory only; OUT = supervisory or non-privileged
JAI0	Module base-address selection jumper (A10)
JAI1	Module base-address selection jumper (A11)
JA12	Module base-address selection jumper (A12)
JAI3	Module base-address selection jumper (A13)
JA14	Module base-address selection jumper (A14)
JA15	Module base-address selection jumper (A15)

Table B-9. Interrupt Level Options

Bits (Set	in Control	register)	
LS2	LSI	LSO	VMEbus Interrupt Level
0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	None, Interrupts Disabled I 2 3 4 5 6 7

Table B-10. Direction Indicator Bits

	Channel	Bit	Clockwise	Counterclockwise
	Numbers	Numbers	Bit Setting	Bit Setting
STC B	0&1	7	0	1
	2&3	6	0	1
STC A	0&1	5	0	1
	2&3	4	0	1

	1	
STC A outputs	STC B outputs	Interrupt Controller Inputs
AOUTO		IREQO
AOUTI		IREQI
AOUT2		IREQ2
AOUT3		IREQ3
	BOUT0	IREQ4
	BOUT1	IREQ5
	BOUT2	IREQ6
	BOUT3	IREQ7

Table B-l 1. Interrupt Controller Connections

Table B-12. Quadrature Selection

	Signal name		
STC INPUT	Quadrature selected	Quadrature not selected	
SRCl	CLOCK 0	CLOCK 0	
SRC2	CLOCK 1	CLOCK 1	
SRC3	CW 1	CLOCK 2	
SRC4	C C W 1	CLOCK 3	
SRC5	CW 0	CW 0	
GATE1	GATE 0	GATE 0	
GATE2	GATE 1	GATE 1	
GATE3	GATE 2	GATE 2	
GATE4	GATE 3	GATE 3	
GATE5	CCW 0	CCW 0	

Appendix C



BLOCK DIAGRAM, ASSEMBLY DRAWINGS & SCHEMATICS

XVME-203 Block Diagram

C-1



XVME-293 Block Diagram

C-2



XVME-203 Assembly Drawing



XVME-293 Assembly Drawing

C-4

AH1 AH3 AH3 AH4 AH4 AH5 BER8+ BER8+ BS8+ AS* IACKIN+

AM2 AM8

n n n

VRITE.

010 210

XVME-203/293 Manual March, 1988

A15 (A14 (A15 (A15 (A17 (

Rev. A

۷ ر



1.24



Ľ

XVME-203/293 Manual March, 1988

Rev.
မို





C-9



XVME-203/293 Manual March, 1988 : .



XVME-203/293 Manual March, 1988 C-10

 COL
 COLSTON BLOCk
 Image
 Image

REFERENCE DESIGNATOR	DEVICE	000	GND
U1,7,19,21	74LS244	20	10
U3	16R6A	20	10
U4,14,17	16L8A	20	10
US	16R8	50	10
U6	74LS645	20	10
ВU	74S113	14	~
60	7433	14	2
U10,24	74LS374	50	10
U12	74LS14	4	Γ
U13,16	74ALS74	14	~
U18	74LS682	20	10
U20	74LS138	16	8
N22	74LS279	16	8
U23	74LS373	20	10
UZS	74L532	14	2
UZ6	74LS174	16	æ
U27	74LS266	14	2
U28	7445	16	Β
029	74LS244	50	10

и сколол. • сколо. • сколол. • сколо. • сколол. • сколол. • сколол. • сколо. • сколол. •



I



March, 1988

,

C-12