## SiD Electronic Concepts Snowmass 05

- SLAC
  - D. Freytag
  - G. Haller
  - R. Herbst
  - mb
- Oregon
  - J. Brau
  - R. Frey
  - D. Strom
- BNL
  - V. Radeka
- UC Davis
  - R. Lander
  - M. Trapanni

## Overview

- SLAC/Oregon/BNL is developing a read out chip (ROC) for the Si-W calorimeter.
  - Highly integrated into structural design bump bonded to detector
  - 1024 pixels / ROC --- Thus working name KPiX
  - Rough concept for "DAQ" strategy.
- Similar architecture with reduced dynamic range should work for Si strips. 2048 pixels / ROC
- Similar architecture should work for HCal and muon system.
- Beginning architectural integration in detector.
- Will not work for very forward systems.

#### Concept





Snowmass 2005 M. Breidenbach





#### Conceptual Schematic – Not to any scale!!!



**EMCal Schematic Cross section** 



Snowmass 2005 M. Breidenbach

### Electronics requirements

#### Signals

- <2000 e noise
- Require MIPs with S/N > 7
- Max. signal 2500 MIPs (5mm pixels)
- Capacitance
  - Pixels: 5.7 pF
  - Traces: ~0.8 pF per pixel crossing
  - Crosstalk: 0.8 pF/Gain x Cin < 1%</li>
- Resistance
  - 300 ohm max
- Power
  - < 40 mW/wafer  $\Rightarrow$  power cycling (An important LC feature!)
- Provide fully digitized outputs of charge and time on one ASIC for every wafer.



#### Si-W Pixel Analog Section



Reset is asserted (synched to the bunch clock). Note that the second capacitor is reset at startup and following an event, while the high gain (small) capacitor is reset each bunch crossing (except while processing an event) The system is ready for another signal in ~1.2 microsec.

After the bunch train, the capacitor charge is measured by a Wilkinson converter



Simplified Timing:

There are ~ 3000 bunches separated by ~300 ns in a train, and trains are separated by ~200 ms.

Say a signal above event threshold happens at bunch n and time T0. The Event discriminator triggers in ~100 ns and removes resets and strobes the Timing Latch (12 bit), range latch (1 bit) and Event Counter (5 bits). The Range discriminator triggers in ~100 ns if the signal exceeds the Range Threshold. When the glitch from the Range switch has had time to settle, Track connects the sample capacitor to the amplifier output. (~150 ns) The Track signal opens the switch isolating the sample capacitor at T0 + 1 micro s. At this time, the amplitude of the signal at T0 is held on the Sample Capacitor . Reset is asserted (synched to the bunch clock). Note that the second capacitor is reset at startup and following an event, while the high gain (small) capacitor is reset each bunch crossing (except while processing an event) The system is ready for another signal in ~1.2 microsec. After the bunch train, the capacitor charge is measured by a Wilkinson converter.



Simplified Timing:

 $\downarrow$ 

There are ~ 3000 bunches separated t

Say a signal above event threshold ha The Event discriminator triggers in -1 The Range discriminator triggers in -When the glitch from the Range switch The Track signal opens the switch iso Reset is asserted (synched to the bun while processing an event) The system is ready for another signal in -1.2 microsec. After the bunch train, the capacitor charge is measured by a Wilkinson converter

Event discriminator implemented as limiter followed by discriminator. Limiter holds off resets, permitting longer integration time for discriminator and data hold. Discriminator threshold selected from either of two ROC wide DAC's.

# Pulse "Shaping"

- Take full advantage of synchronous bunch structure:
  - Reset (clamp) feedback cap before bunch arrival. This is equivalent to double correlated sampling, except that the "before" measurement is forced to zero. This takes out low frequency noise and any integrated excursions of the amplifier.
  - Integration time constant will be 0.5 1 µsec. Sample synchronously at 2 3 integration time constants.
  - Time from reset 1 3 µsec, which is equivalent to a 1 3 µsec differentiation.
- Noise: ~1000 e<sup>-</sup> for ~ 20 pF. (100  $\mu$ A through input FET).



#### Power

Current (ma) 370.00 85.00	Instantaneous Power (mw) 930.00	Time begin (us)	Time End (us)	Duty Factor	Average Power (mw)	Comments
370.00 85.00	930.00	0.00	1 020 00	5 405 00		
370.00 85.00	930.00	0.00	1 020 00			
85.00	930.00	0.00			47	Dower ok with ourrent through EET's
85.00		1	1,020.00	5.10E-03	4.7	Power ok with current through FETS
	210.00	1,021.00	1,220.00	9.95E-04	0.2	
4.00	10.00	1,020.00	200,000.00	9.95E-01	9.9	
	3.00	0.00	200,000.00	1.00E+00	3.0	Receiver always on.
	10.00	1.00	100.00	4.95E-04	0.0	Sequencing is vague!
	100.00	1,021.00	1,220.00	9.95E-04	0.1	
	50.00	1,220.00	3,220.00	1.00E-02	0.5	
					18.5	Total power OK
		3.00 10.00 100.00 50.00	3.00 0.00   10.00 1.00   100.00 1,021.00   50.00 1,220.00	3.00 0.00 200,000.00   10.00 1.00 100.00   100.00 1,021.00 1,220.00   50.00 1,220.00 3,220.00	3.00 0.00 200,000.00 1.00E+00   10.00 1.00 100.00 4.95E-04   100.00 1,021.00 1,220.00 9.95E-04   50.00 1,220.00 3,220.00 1.00E-02	3.00 0.00 200,000.00 1.00E+00 3.0   10.00 1.00 100.00 4.95E-04 0.0   100.00 1,021.00 1,220.00 9.95E-04 0.1   50.00 1,220.00 3,220.00 1.00E-02 0.5

## KPix Cell 1 of 1024



#### Prototype Layout 1x32





#### Si-W System Diagram





# Comments

- The basic architecture should work with all the low occupancy subsystems.
  - Including Tracker, EmCal, HCal, and muon system.
  - It does not address VXD issues presumably CMOS to be developed or the completely occupied Very Forward Calorimeters.
  - A variant might work in the forward regions of the tracker and calorimeters.
- The architecture is insensitive to the bunch separation within a train.
- The cost of a mask set is high, so development will be with 2 x 32 subsets instead of the 32 x 32 array. (1 x 32 calorimeter; 1 x 32 tracker)
- The unit cost of a large number of chips seems fine <~ \$40.
- Substantial design and simulation is done on KPix Readout chip. Submission expected October 2005