



CALICE ECAL Status

Jean-Claude BRIENT LLR – Ecole Polytechnique IN2P3 – CNRS



Calorimetry session at SNOWMASS 2005





The prototype is in final phase of construction









Run 100071 Event 137

RcdHeader::print() Record Time = 09:39:45:138:175 Fri Jan 28 2005, Type = 5 = event



DaqEvent::print() Event numbers in run 0, in configuration 0, in spill 0







J.-C. Brient (LLR)

Calorimetry session at SNOWMASS 2005

ECAL prototype – first test at DESY (FNAL/CERN 2006...)





First results of the DESY STATEST DEAM WITH ECAL prototype









Why there is only 14 layers (instead of 30) !!



because of a leakage problem with the silicon matrices





DETECTOR MATRICES

Relatively **crude object** when compared to a microstrip matrix for a tracker (or to the ALCPG-SiW matrix)







- Small Moliere radius
- **Threshold <mip** \rightarrow large mip signal \Rightarrow wafer not too thin (500µm)

small thickness for non-W material

- Weak coherent noise → pick-up, ground, power supply etc...
- Large dynamics (14-16bits) bi-gain two times 10 bits
- Low power dissipation (electronics) -> power cycling
- Behavior of the VFE chip when 500–600 GeV em shower goes through
- $\blacktriangleright \quad \text{Keep the silicon cost under control} \rightarrow \text{Iabos in contact with private companies}$



Next steps for the prototype

Test with electrons (may be small energy hadrons) DESY, FNAL-MTBF, CERN/H4(H6) for 2006?

- standard test for ECAL (direction/energy resolution,..)
- Measurement of the constant term (expected to be small)
- Test of the coherent noise, with running in-situ,etc..
- test of running with the VFE chip INSIDE the detector
- Test beam with AHCAL+ECAL for debugging

Test with Hadrons CERN / MTBF ?? mid 2006 - mid 2008

R&D for the final design

NEW DESIGN for the ECAL Detector Slab

- Better for mech. behavior
 Better Molioro radius
- Better Moliere radius
- Better for indust. assembling
- DAQ based on FPGA
- better for VFE
- ≻ etc…



Tested at industrial level

CALI

CALICE

60

R&D for the final design

Data

ADC





Zero Suppress

Protocol/SerDes

0

0

1G/100Mb

Ethernet PHY

Study by H.Videau

Single particle performances











Conclusion

The prototype is under completion

- The first results are very encouraging
- The R&D on final design are going on

A warning comes from the matrices production (only handmade now)

We are NOT at the minimal industrial level !!! Any help is welcome