

# A Swift and Slim Flavour Tagger exploiting the CMOS Sensor Technology

---

M.Winter, on behalf of


**IReS:** A.Besson, G. Claus, C. Colledani, M. Deveau, M.Dorokhov, W. Dulinski, M.Goffe, D. Grandjean, F. Guilloux, S. Heini, A. Himmi, Ch. Hu, K.Jaaskelainen, M. Pelliccioli, A.Shabetai, H. Souffi-Kebbat, M. Szelezniak, I. Valin

(M6/M8 **DAPNIA:** Y. Degerli, E. Delagnes, N. Fourches, P. Lutz, F.Orsini)

- Reminder: main features and advantages of CMOS sensors
- Demonstrated performances and fabrication processes explored
- Specific aspects of a VD based on CMOS sensors
- Status of the main R&D directions:
  - spatial resolution and ADC design
  - thinning procedure
  - radiation tolerance
  - read-out speed
- Summary and Outlook




# Main features and advantages of CMOS Sensors

- Basic detection features:
  - Signal charge  $\propto$  epitaxial thickness  
( $\sim 80 \text{ e}^-/\text{h pairs} / \mu\text{m}$ )
  - N wells bound to be charge collectors
  - Sensitive volume mostly unbiased  
(low resistivity Si)
- Main advantages w.r.t. other technologies:
  - Signal processing  $\mu$ circuits integrated on sensor substrate:  
inside pixels (NMOS transistors, capacitors) & on chip periphery
    - System-on-Chip (SoC)
  - Sensitive volume ( $\sim$  epitaxial layer) is  $\sim 10 \mu\text{m}$  thick
    - sensors may be thinned down to  $< 20 \mu\text{m}$ )
  - Standard, massive production, fabrication technology
    - cheap, fast turn-over
- Attractive trade off between granularity ( $\sigma_{\text{sp}}, \sigma_{2\text{hits}}$ ), material budget, read-out speed and radiation tolerance



# Performances Achieved with MIMOSA chips


- 11 MIMOSA prototypes designed and fabricated since 1999
- 6 fabrication processes explored:  
AMS-0.6 $\mu\text{m}$ , AMI-0.35 $\mu\text{m}$ , AMS-0.35 $\mu\text{m}$  (opto and ordinary), IBM-0.25 $\mu\text{m}$ , TSMC-0.25 $\mu\text{m}$
- Most chips tested with  $\sim 10^2$  GeV/c  $\pi^-$  (CERN-SPS)
  - S/N  $\sim 20$ -30 (MPV)  $\Rightarrow \epsilon_{\text{det}} \sim 99$ -99.9 %
  - $\sigma_{\text{sp}} = 1.5$ -2.5  $\mu\text{m}$  (20  $\mu\text{m}$  pitch) ;  
 $\sigma_{2\text{hits}} \geq \sim 30 \mu\text{m}$
  - Rad. Tol. For ILC conditions checked with neutrons and X-Rays
  - Reticle size chip fabricated and working well (e.g. imager)
  - Assessment of 50  $\mu\text{m}$  thinning under way
- Application to STAR, CBM, etc.



# Specific aspects of the CMOS VD concept

- Overall design a priori very similar to TESLA TDR concept (CCD):

- 5 cylindrical layer
- $R = 15 - 60 \text{ mm}$
- surface  $\sim 3000 \text{ cm}^2$



- Basic characteristics:



- sensor thickness  $\sim 25\text{-}50 \text{ }\mu\text{m}$
- total number of pixels  $\sim 300 \text{ millions}$
- $P_{\text{diss}}^{\text{mean}} \sim \leq 25 \text{ W}$   
(full detector;  
1/20 duty cycle)
- operating  $T < 0^\circ$  ?

Layer	Pitch	$t_{\text{r.o.}}$	$N_{\text{lad}}$	$N_{\text{pix}}$	$P_{\text{inst}}^{\text{diss}}$	$P_{\text{diss}}^{\text{mean}}$
L0	$20 \text{ }\mu\text{m}$	$25 \text{ }\mu\text{s}$	24	30M	$< 120 \text{ W}$	$< 6 \text{ W}$
L1	$25 \text{ }\mu\text{m}$	$\leq 100 \text{ }\mu\text{s}$	16	70M	$< 80 \text{ W}$	$< 4 \text{ W}$
L2	$30 \text{ }\mu\text{m}$	$200 \text{ }\mu\text{s}$	24	70M	$< 100 \text{ W}$	$< 5 \text{ W}$
L3	$35 \text{ }\mu\text{m}$	$200 \text{ }\mu\text{s}$	32	70M	$< 110 \text{ W}$	$< 5 \text{ W}$
L4	$40 \text{ }\mu\text{m}$	$200 \text{ }\mu\text{s}$	40	70M	$< 125 \text{ W}$	$< 6 \text{ W}$

- Main R&D effort concentrated on achieving fast CMOS sensors:  
large data flow  $\Rightarrow$  signal processing (sparsification) integrated/chip


# Spatial resolution vs digitisation

- Single point resolution of MIMOSA-9 as a function of pitch ( $\sim 10^2$  GeV/c  $\pi^-$  at CERN-SPS)
  - $\sigma_{sp} \sim 1.5 \mu\text{m}$  (L0)  
 $\sim 4 \mu\text{m}$  (L4)  
with 12 bit ADC encoding
- Effect of digitising MIMOSA-1 & -2 charges on 1,2 or 3 bits
  - $\sigma_{sp} \sim 2.5 \mu\text{m}$  achievable  
after compact digitisation (3-5 bits)
- Design studies of fast ADC integrated at end of each column starting:
  - Baseline: 4 bits
  - Requirements:  
20-40  $\mu\text{m}$  x 1 mm; > 10 MHz; < 500  $\mu\text{W}$



# The issue of thinning

- 120  $\mu\text{m}$  sensor thickness repeatedly achieved on MIMOSA-5 wafers  
 $\Rightarrow$  no performance loss observed (several chips tested)
- Goal: chip thickness  $\sim 25\text{-}50\ \mu\text{m}$  (mounted on extra-light support)
- MIMOSA-5 chips thinned to 50  $\mu\text{m}$ , outcome assessment under way via LBNL for STAR VD upgrade
- Substrate removal achieved with MIMOSA-5 ( $\geq \sim 15\ \mu\text{m}$  thickness) for O(10 keV) electron detection (EB-CMOS)  $\Rightarrow$  detection efficiency drop observed (due to Q loss)
- Substrate removal is not (yet) the solution: optimal solution would be an etch stopper buried in the substrate at 25  $\mu\text{m}$  depth
  - BUT: commercially not available today  $\Rightarrow$  under investigation



# Constraints from beamstrahlung background


- Characteristics (from Monte-Carlo !!!)
- $e^\pm_{BS}$  have essentially low momentum  
 $\Rightarrow$  very sensitive to  $B_{exp}=4T$ 
  - Only  $e^\pm$  with  $p \geq \sim 9$  MeV/c (resp. 16 MeV/c) reach L0 (resp. L1)
- $\sim \leq 5$  hits/cm<sup>2</sup>/BX at 90° (**R = 15 mm, 4T**)

## 1) Impact on read-out speed:

- 0.15 % hit occupancy in 25  $\mu$ s
- Cluster mult. (5-10), uncertainties (MC, etc.)  $\Rightarrow$  occup.  $\sim \leq 5$  %  
 $\Rightarrow \sim \leq 25$   $\mu$ s needed in L0 and  $\sim \leq 100$  (50?)  $\mu$ s in L1

## 2) Impact on radiation tolerance w.r.t. non-ionising damage:

- $\Rightarrow 6 \cdot 10^{11} e_{BS}/\text{cm}^2/\text{yr} \Rightarrow 2 \cdot 10^{10} n_{eq}/\text{cm}^2/\text{yr}$  (**NIEL factor  $\sim 1/30$** )
- $\Rightarrow$  Uncertainties (MC, NIEL, etc.):  $\sim \leq 1 \cdot 10^{11} n_{eq}/\text{cm}^2/\text{yr}$   
 (Ionising damage less worrying:  $\sim 15$ -50 kRad/yr)



# The issue of radiation tolerance

- Non ionising damage:

- 1) Neutron gas:

- **M.C. prediction**  $\sim 10^9 n_{eq}/cm^2/yr$
    - **MIMOSA-1/-2 tests (DUBNA):**  $\sim \leq 10^{12} n_{eq}/cm^2$  acceptable
    - **Required tolerance** should account for uncertainties (safety factor of 10) and  $\geq \sim 3$  years of running:  $\sim 3 \cdot 10^{10} n_{eq}/cm^2$

- 2) Beamstrahlung  $e^\pm$ :





- **M.C. prediction**  $\sim 6 \cdot 10^{11} e_{BS}/cm^2/yr$  ( $2 \cdot 10^{10} n_{eq}/cm^2/yr$ ) in L0
    - **Accounting for uncertainties (M.C., etc.)**
    - ⇒ **Aim for tolerance** to  $\sim \leq 10^{13} e_{BS}/cm^2$  ( $\sim 3 \cdot 10^{11} n_{eq}/cm^2$ )
    - 2 MIMOSA-9 chips exposed to  $3 \cdot 10^{12}$  and  $10^{13} e^-/cm^2$ : analysis under way**

- Ionising damage:

- **$e_{BS}$ : M.C. prediction**  $\sim 15 \text{ kRad/yr}$
  - **Aim for tolerance** to **150 kRad** (3 years, including uncertainties)
  - **MIMOSA chips exposed to 10 keV X-Rays: no perfo. loss for several 100 kRad**
  - **Proto. designed for bio-medical imaging (SUCIMA – FP5), with dedicated features against rad. damage, stands 1 MRad (X-Rays) without significant loss**
  - **New prototype being fabricated (MIMOSA-11), equipped with various pixel architectures exploring sources of ionising radiation sensitivity**

# Achieving high read-out speed

- Fast read-out required in L0 (and L1)  $\Rightarrow$  massively // processing
  - Ladder subdivided in short columns ( $\perp$  to beam) processed in // (serial treatment of pixels inside each col.)
  - Large data flow
    - $\Rightarrow$  data sparsification integ. on chip
- Develop progressively full r.o. chain on col. par. prototypes:
  - Inside each pixel: CDS with preAMP (cf MIMOSA-6, -7, -8)
  - End of each column: ADC + cluster finding + sel. info extraction



MIMOSA-6


MIMOSA-7

MIMOSA-8

# Achieving high read-out speed (2)

- MIMOSA-8 (designed in 2003 with DAPNIA)

- TSMC 0.25  $\mu\text{m}$  digital fab. process with 8  $\mu\text{m}$  epitaxial layer
- 32 // columns of 128 pixels
- Pixel pitch: 25  $\mu\text{m}$
- 4 sub-arrays featuring AC and DC coupled on-pixel voltage amplification
- On-pixel CDS
- Discriminator at end of each column




- Test with  $^{55}\text{Fe}$  source:

- Very encouraging results



- Conversion factor: 50-110  $\mu\text{V}/\text{e}^-$
- Pixel noise (including CDS)  $\sim 13\text{-}18 \text{ e}^- \text{ ENC}$  !
- Low pixel-to-pixel dispersion

- Architecture seems worth extending with integrated ADC, a.s.o.



# Achieving high read-out speed (3)

- $e^{\pm}_{BS}$  rate is  $\sim 25$  times lower in L2 than in L0  
 $\Rightarrow t_{r.o.} \sim 200 \mu s \Rightarrow \sim 5$  frames / train
- 2 phase micro-circuit architecture, reducing the data flux:
  - 1) Charge sampled and stored inside pixel during train  
 $\Rightarrow 5$  capacitors integrated in each pixel
  - 2) Signal processed in between trains
- 1<sup>st</sup> multi-cap. pixel: MIMOSA-6 (**design with DAPNIA in 02**)  
Test results:  $\Rightarrow$  Large pixel-to-pixel dispersion
- MIMOSA-12: new prototype exploring various types & dimensions of memory cells (scheduled for fab. 25 March)
  - AMS-0.35  $\mu m$  techno.
  - 4 capacitors/pixel (35  $\mu m$  pitch)
  - 6 sub-arrays, exploring various MOS capa.: 50, 100, 200 fF $\Rightarrow$  Aim for minimal size capacitors providing satisfactory precision, depending on pitch - i.e. layer - ( $\sim 4.6$  fF/ $\mu m^2$ )



# Summary and Outlook

- Concept of vertex detector using features of CMOS sensors progressing, based on requirements accounting for uncertainties ( $e_{BS}$  !)
  - Well established performances:
    - **$S/N$ ,  $\varepsilon_{det}$ ,  $\sigma_{sp}$**
    - **Rad. Tolerance to neutrons and X-Rays**
    - **120  $\mu m$  thinning of Megapixel sensors**
  - Most recent achievements
    - **Fast col. // pixel architecture (integrated CDS) found, with low noise ( $< 20 e^-$  ENC) and small pixel-to-pixel dispersion**
    - **Assessment of a well performing R&D fabrication process: AMS-035  $\mu m$  (opto and epi-free)  $\Rightarrow$  very good perfo. even with 40  $\mu m$  pitch (L4)**
    - **Checks of tolerance to 10-20 MeV electrons under way**
    - **Outcome of thinning to 50  $\mu m$  under study ( $\geq \sim 15 \mu m$  not yet OK)**
  - Next important steps:
    - 1) **Fast column // sensor with digital output, adapted to L0-1 (integrated low power, fast and compact 4-bit ADC)**
    - 2) **New multi-memory cell sensor adapted to L2-4**
      - **Complete study of MIMOSA-5 thinning to  $\sim 50 \mu m$  with LBL**
      - **Investigate characteristics of new fab. processes (e.g. IBM-0.13  $\mu m$ , UMC-0.18  $\mu m$ )**
        - **Thinning no-epi sensors is very appealing: any possibility ?**
        - **Privileged contact with a foundry would be very valuable...**
- Aim for a fast col. // megapixel proto providing digital output in 2007