



# *First Test Measurements of a 64k pixel readout chip working in single photon counting mode*

X. Llopart

CERN, 1211 Geneva 23, Switzerland

On behalf of the Medipix2 Collaboration\*

\* See: <http://medipix.web.cern.ch/MEDIPIX/>




# Outline

- ◆ Introduction
- ◆ Motivation for the chip design
- ◆ The Medipix2 pixel cell
- ◆ The Medipix2 chip architecture
- ◆ Electrical measurements
- ◆ Conclusions
- ◆ Future work



# Medipix1 image of a sardine



X-ray tube  
Mo target  
30  $\mu\text{m}$  Mo filter  
25 kV  
5 mAs  
50 cm from source  
Raw data



# Motivations

- ◆ Medipix I proved potential for photon counting pixel detectors.
- ◆ Deep sub-micron CMOS (0.25 $\mu$ m) is available and well characterized.
- ◆ 170  $\mu$ m to 55  $\mu$ m pixel side and 64x64 to 256x256 pixels per chip. Pixel dimensions competitive with film-screen systems.
- ◆ More functionality can be added to a smaller pixel.




# Characteristics of Medipix2 Chip

- ◆ Square pixel size of 55  $\mu\text{m}$
- ◆ Sensitive to positive or negative input charge (different detector materials can be used)
- ◆ Pixel by pixel detector leakage current compensation
- ◆ Window in energy as precise as possible
- ◆ 13-bit counter per pixel
- ◆ Count rates of 1 MHz/pixel (0.33 GHz/mm<sup>2</sup>)
- ◆ 256 x 256 pixels
- ◆ 3-side buttable
- ◆ serial or parallel I/O




# Medipix2 Pixel Cell






# Medipix2 Pixel Cell Layout






# Medipix2 Chip Architecture (I)









# Medipix2 Chip Architecture (II)






# Measurement Setup





# Preamplifier and discriminator measurement


- Measurements have been done using the Test output Pads and applying a voltage test pulse to the on-pixel injection capacitance.






# Measurements and Calibration

- ◆ All the reported measurements are done using the electronic calibration (Injection capacitor + external voltage pulse).
- ◆ The 8fF injection capacitor nominal value has a tolerance of 10%.
- ◆ The dedicated Muros2 readout system had been used






# Threshold Linearity








# Threshold Equalization (I)






# Threshold Equalization (II)




1 row of **Unadjusted** pixels



1 row of **Adjusted** pixels




# Threshold Equalization (III)








# Threshold Equalization (IV)





# Threshold Equalization (V)

- THL=140 ( $2.8 \text{ Ke}^-$ )
- Injection of 1000 pulses of  $3.6 \text{ Ke}^-$
- Matrix unmasked
- 30x30 pixels active





# Summary of the Electrical Measurements

	Electron Collection	Holes Collection
Gain	12.5 mV/ke <sup>-</sup>	13.25 mV/ke <sup>-</sup>
Non linearity	<3% to 100 ke <sup>-</sup>	<3% to 80 ke <sup>-</sup>
Peaking time	<200 ns	
Return to baseline	<1ms for Q <sub>in</sub> <50 ke <sup>-</sup>	
Electronic Noise	S <sub>nL</sub> ~ 105 e <sup>-</sup> S <sub>nH</sub> ~ 105 e <sup>-</sup>	
Threshold dispersion	S <sub>nTHL</sub> ~ 500 e <sup>-</sup> S <sub>nTHH</sub> ~ 500 e <sup>-</sup>	
Adjusted Threshold dispersion	S <sub>nTHL</sub> ~ 110 e <sup>-</sup> S <sub>nTHH</sub> ~ 110 e <sup>-</sup>	
Analog power dissipation	~8 mW/channel for a 2.2 V supply	



# Periphery Measurements

- ◆ The 13 DACs perform as simulations
- ◆ Fast shift register works at  $> 100 \text{ Mhz}^*$
- ◆ Peripheral logic works to  $> 100 \text{ Mhz}^*$
- ◆ Serial/parallel I/O work
- ◆ LVDS drivers and receivers work to  $> 100 \text{ MHz}^*$



# Radiation Tolerance Measurements

- ◆ 10 keV X-ray source
- ◆ Chip under bias conditions
- ◆ Applied dose rates:
  - ◆ 3.9 krad/min up to 150 krad
  - ◆ 8.04 krad/min from 150 krad to 500 krad
- ◆ Analog power supply current increase from 200mA to 260 mA
- ◆ Digital power supply current increase sharply @ 200 krad reaching 1100 mA @ 500 krad
- ◆ After 1 week of annealing at 100°C the power supplies current recovered to pre-irradiation values
- ◆ Chip showed normal behavior until 200 krad and still functioning after annealing at 500 krad



# Conclusions

- ◆ A prototype chip consisting of 256x256 pixels has been produced with a square pixel size of 55  $\mu\text{m}$ . Each pixel has around 500 transistors.
- ◆ Using the dedicated Medipix2 readout system (Muros2 and Medisoft4) complete electronic measurements and threshold calibration have been done.
- ◆ Adjusted threshold variation  $\sim 110 e^-$  rms for both levels of discrimination.
- ◆ Electronic Noise  $\sim 105 e^-$  rms.
- ◆ Difficulties to lower the threshold under 2.5  $\text{Ke}^-$  with the present setup.
- ◆ The chip is radiation tolerant until at least 200 Krad.



# On-going work

- ◆ A new chipboard card is ready to be tested with improved decoupling and power distribution.
- ◆ Probe tested wafers have been sent for bump bonding to silicon detectors.
- ◆ This should allow an absolute calibration with radioactive sources.
- ◆ Other materials will be tried later ( CdTe, GaAs, etc...)



# Future Prospects

- ◆ With pixel shrinking charge sharing starts to dominate the detector behavior.
- ◆ Hexagonal pixels (on the detector side) become attractive.
- ◆ New front-end electronics architectures are needed.
- ◆ Some ideas are presented in a recently accepted paper for publication in the NSS/MIC IEEE journal.
- ◆ A whole spectrum of new possibilities opens with e.g. time-resolved measurements, very high dynamic range applications, colour X-ray imaging...