

Token Bit Manager for the CMS Pixel Readout

Edward Bartz Rutgers University

Pixel 2002 International Workshop

September 9, 2002

TBM Overview

 Orchestrate the Readout of Several Pixel Chips on a Single Analog Output Link

 Write Header/Trailer Info in Data packet on Analog Output Link

Custom, Mixed Mode, Rad-Hard, IC Mounted Near Pixel Readout Chips

Dual TBM Chip

Dual TBM Chip

•Two Token Bit Manager's

– Each TBM Controls one ROC Chain (4 to 24 ROC's per TBM)

Control Network Hub

Port addressing for control commands

Phase Locked Loop

-Separates trigger and clock



TBM Functions

- Write header and trailer (2 bit analog encoded digital)
 - 8 bit Event Number \rightarrow Header
 - 8 bit Error status word \rightarrow Trailer
- Distribute to Pixel Readout Chip's (ROC)
 - L1 triggers (2 Outputs/TBM)
 - Clock (2 Outputs/TBM)
 - Reset (2 Outputs/TBM)
- Control readout through token pass
- Stack triggers awaiting token pass
 - 32 event deep
 - No readout after 16 deep



Analog Output

- Levels Chosen To Match ROC
- Output Levels Fully Adjustable
 - Gain Adjustment
 - Differential Offset Adjustment
 - Driver Current Adjustment
- Output Driver Identical to ROC





** Note: Voltage Levels are based on 4 ma driver current and 100 pull up resistors on analog output pins.

Signal	Differential Voltage
UBLK	-400 mV
0	-100 mV
1/BLK	0 mV
2	+100 mV
3	+200 mV

I²C Control Features

Analog Adjustments

- Adjust Analog Levels
- Disable Analog Output

Trigger Control

- Inject Any Trigger Type
- Ignore Incoming Triggers
- Disable Trigger Outputs

Token Passing

- Disable Token Passing
- Reset Token Out

Stack Control

- Read Number of Events on Stack
- Read Stack Contents (non-destructively)

General Control

- Switch Readout to 40 MHz or 20 MHz
- Disable TBM Clock
- Reset TBM



slide 7



TBM Test Program

test31.tcl			-					_ = ×			
<u>M</u> ode <u>H</u> elp											
ub Address: 0 - Token Bit Manager Select: TBM1 TBM2 Loop Read							Loop Read	Read Stack			
Disable Analog Output	Disable Trigger Out	Stack Readback Mode	Ignore Incoming Triagers	Pause Readout	Enable Auto Reset	Reset On Stack Count =24/32	Disable Token Passing				
								WRITE			_ = >
								READ		Fast Trigger:	
	1		0			1				VIColOr (uA)	
	Stack Empty	Stack Count Bit 5	Stack Count Bit 4	Stack Count Bit 3	Stack Count Bit 2	Stack Count Bit 1	Stack Count Bit O		ReadOut:		Set
								READ	VBias_sf (uA) 32.0 Set	VnPix (uA) 49.4	Set
Stack D7	Stack D6	Stack D5	Stack D4	Stack D3	Stack D2	Stack D1	Stack D0				
Event Num Bit 7	Event Num Bit 6	Event Num Bit 5	Event Num Bit 4	Event Num Bit 3	Event Num Bit 2	Event Num Bit 1	Event Num Bit O		VOffsetOP (V-)	VSumCol (uA)	-
								READ	2.20 Set	126.0	Set
	1		()	())	1					
	Token	Clear	Hard Reset	Inject Pre Calibrate	Inject Reset	Inject Sync	Inject Normal		60 Set	Campration:	
	Out	Stack	TDIM	Trigger	тнууст	ттууст	Trigger			VCal (offset to vee) 0.948	Set
								WRITE	VOffsetR0 (V-)		
Disable TBM	40/20MHz Readout	Stack D13 No Token	Stack D12 Sync Trigger	Stack D11 Sync Error	Stack D10 Reset	Stack D9 Stack Full	Stack D8 PreCalibrate		2.35 Set	CalDel (uA) 0.0	Set
		Pass	-,		-		Ingger	PEAD	VIBiasAachen (uA)		
			<u> </u>						480 Set	Digital Registers:	
Disable	40/20MHz									40MHz Readout Speed:	Ī
TBM CLK	Readout								VOffsetCA (V-)	#	
								WRITE	3.40 Set	DAQ Stop:	
			<i>.</i>	90.	Analog Outr		ment				
Reset Analog Registers to Nominal						128		WRITE	VBiasAddr (uA) 24.0 Set	Set ctri_reg	
	sact miceog nei		inter		0 50	100 150	200 250			WBC (trigger latency):	
r		2 min			0 30	100 100	200 200	1	Vion (uA)	0 + - Set WBC	
Differential	Differential Offset Voltage adjustment Analog			Analog Out	nalog Output Driver Current			375 Set	Reset Inject		
	120		WRITE			120		WRITE		/	
0 50 100 150 200 250 0 50 100 150 200					100 150	200 250			Dismiss window		
					000000]]		Set DAC values		
S	:Da input :										
									1		

TBM Test Results





1 MHz Trigger Rate

Expected Max CMS Trigger Rate = 100KHz



One Problem

Minor Glitch: Token Control Circuit.

Result: Premature Reload of Trailer Status Output Reg. when multiple events on stack.

Fix: Addition of two transistors (2 input $Or \rightarrow 3$ input Or).



Control Network Hub

- Up to 32 hubs addressable.
- 6 Ports per hub.
 - − 4 MI²C (40 MHz) external \rightarrow ROC's.
 - − 1 $MI^{2}C$ (40 MHz) internal \rightarrow TBM's.
 - 1 Standard I²C (310 kHz) external.
- Functions of addressed hub.
 - Selects addressed port.
 - Selects fast/slow clocking depending on port.
 - Strips off byte containing hub/port address. Passes remainder.
 - Reflects data back to Front End Controller.



Hub Testing

- Internal fast port fully tested and functional
- External fast ports fully tested and functional
- External slow port yet to be tested



slide 15



ROC Test Setup



Single Pixel Calibration Pulse



slide 18



PLL Test Results

- Clock recovery.
 - locking range low.
 - 27 MHz to 33 MHz @ 20 deg C
 - 30 MHz to 36 MHz @ -3 deg. C.
 - likely due to weak current sink.
- Trigger recovery.
 - works for all trigger types.
- Jitter.
 - ± 1.8 ns @ 26 MHz.
 - ± 1.0 ns @ 30 MHz.
 - ± 0.7 ns @ 33 MHz.



Output

Input

3 1/2 weeks from start of conceptual design to submission
Some problems but basically works

Conclusion

- Dual TBM and PLL work on first DMILL submission
- Future Plans
 - Translate designs to 0.25 μ m (Matching ROC Translation)
 - Redesign Slow I²C Port For CMS Optical Transceivers.
 - Improve Phase Lock Loop Design
 - Minor system level revisions.
 - Reduce Power Consumption
 - Include Analog Output Line Driver