## Active Pixel Sensor Architectures in Standard CMOS Technology for Charged-Particle Detection

<u>D. Passeri<sup>1,2</sup></u>, P. Placidi<sup>1,2</sup>, L. Verducci<sup>1,2</sup>, G.U. Pignatel<sup>1,2</sup> P. Ciampolini<sup>3</sup>, G. Matrella<sup>3</sup>, A. Marras<sup>3</sup>, G.M. Bilei<sup>1</sup>







- (1) Istituto Nazionale di Fisica Nucleare Sezione di Perugia - Italy
- (2) Dipartimento di Ingegneria Elettronica e dell'Informazione Università degli Studi di Perugia - Italy
- (3) Dipartimento di Ingegneria dell'Informazione Università di Parma - Italy

### Outline

- Introduction.
- Active Pixel Sensor in standard CMOS technology.
- Technology Optimization.
- Design flow.
- Architectures of charged-particle CMOS sensors.
- Results analysis.
- Conclusions.

## Technology Analysis





## Technology Hints for CMOS APS

- EPI layer importance ...
- Substrate generation contribution is important !
- n-well depth impact on charge collection...

Standard CMOS (deep-submicron) technologies:

- Smart read-out electronics integration is easier.
- C<sub>photodiode</sub> is lower, S/N is still acceptable.
- Better control of life-time of the technology node.

> Comprehensive technology-node analysis...



# **Technology** Options



Voltage responses as a function of the sensitive element area for different particle trajectories: (a) central, (b) lateral.

## Technology Options (2)



 $\Delta V_{\rm A}$  swing greater than  $\Delta V_{\rm B}$  !

 $\Delta V_{A\ 0.18}$  swing greater than  $\Delta V_{A\ 0.25}$  !

The 0.18  $\mu\text{m}$  technology has been selected !



# Design flow

### CADENCE IC Design System



#### **APS matrix architecture** Pixel size 3.3 x 3.3 $\mu$ m<sup>2</sup> Serial row scan / serial out ( $n \times n T_{CLOCK}$ ) 32 / П DECODER\_5\_32 APS 32x32G1P0 $\Box$ Ð AMPLIFIER REGIST -0 DIFF a SHII COL EN AB...COL\_32\_32 ►D NEG COL EN ►D Х D $D^{-5}$ MULTIPLEXER 32 1 ≻D

### **APS simulation results**





### WIPS Mixed-Mode Analysis





### WIPS simulation results



## RAPSO1 chip layout





### Conclusions

Standard VLSI CMOS technologies have been evaluated for the implementation of charged-particle detectors.

Deep submicron technologies appear suitable for such a purpose, allowing for increased spatial resolution and for the integration of smart read-out electronics.

Different pixel architectures have been proposed, especially tailored for the detection of single hits, thus allowing for a simplification and a potential speed-up of the read-out system.

The design of a set of prototypes has been completed, and their fabrication in 0.18  $\mu m$  technology is under way.

The project is supported by the Italian I.N.F.N. (RAPS gr. V).