Series AVME9670 Industrial I/O Pack
VME64x Bus 6U Non-Intelligent Carrier Board

USER’S MANUAL
6.0 SPECIFICATIONS

PHYSICAL.......................................................... 14
VME64x COMPLIANCE............................................. 14
Industrial I/O PACK COMPLIANCE......................... 14
ENVIRONMENT...................................................... 15

APPENDIX.......................................................... 16
CABLE, SCSI-2 to Flat Ribbon (Shielded):
MODEL 5028-187.................................................. 16
TERMINATION PANEL: MODEL 5025-552..................... 16
VME64x TRANSITION MODULE: MODEL TRANS-200.. 16

DRAWINGS

4501-755 AVME9670 JUMPER & IP LOCATIONS............. 17
4501-756 MECHANICAL ASSEMBLY DRAWING............... 18
4501-757 AVME9670 BLOCK DIAGRAM......................... 19
4501-758 CABLE, SCSI-2 to Flat Ribbon (Shielded)
5028-187.......................................................... 20
4501-464 TERMINATION PANEL 5025-552.................... 21
4501-760 VME64x TRANSITION MODULE
TRANS-200....................................................... 22

IMPORTANT SAFETY CONSIDERATIONS

It is very important for the user to consider possible adverse effects of power, wiring, component, sensor, or software failures in designing any type of control or monitoring system. This is especially important where economic property loss or human life is involved. It is important that the user employ satisfactory overall system design. It is agreed between the Buyer and Acromag that this is the Buyer’s responsibility.

1.0 GENERAL INFORMATION

The AVME9670 VME64x bus card is a carrier for the Industrial I/O Pack (IP) mezzanine board field I/O modules. The Industrial I/O Packs field I/O exits the carrier via the rear panel per the VME64 Extensions (ANSI/VITA 1.1-1997). The carrier boards facilitate a modular approach to system assembly, since each carrier can be populated with any combination of analog input/output and digital input/output IP modules. Thus, the user can create a board which is customized to the application which saves money and space - a single carrier board populated with IP modules may replace several dedicated function VMEbus boards. The AVME9670 non-intelligent carrier boards provide impressive functionality at low cost.

Model is available in one standard VME64x bus 6U size, with support for up to four IP modules.

<table>
<thead>
<tr>
<th>MODEL</th>
<th>VME64x Board Size</th>
<th>Supported IP Slots</th>
<th>Operating Temperature Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVME9670</td>
<td>6U</td>
<td>4 (A,B,C,D)</td>
<td>0 to +70 °C</td>
</tr>
<tr>
<td>AVME9670E</td>
<td>6U</td>
<td>4 (A,B,C,D)</td>
<td>-40 to +85°C</td>
</tr>
</tbody>
</table>

KEY AVME9670 FEATURES

- Supports Four IP Modules - Provides an electrical and mechanical interface for up to four industry standard IP modules. IP Modules are available from Acromag and other vendors in a wide variety of Input/Output configurations to meet the needs of varied applications.
• Provides Full IP Data Access - Supports accesses to IP input/output, memory, identification data, and interrupt spaces.
• Full IP Register Access - Makes maximum use of logically organized programmable registers on the carrier boards to provide for easy configuration and control of IP modules. The only hardware jumper settings required on the carrier boards set the base address of the card in the VME64x bus short I/O space.
• LED Indicators Simplify Debugging - Front panel LED’s are dedicated to each IP module to give a visual indication of successful IP accesses.
• Rear Backplane Connectors Access I/O - Rear backplane connectors P0 and P2 access to field I/O signals mapped per the VME64x IP I/O (ANSI/VITA 4.1-1996) specification. A transition module (Acromag Model TRANS-200) routes the field I/O signals from P0 and P2 to the rear of the cage system with separate SCSI-2 connectors for each IP module. All SCSI-2 connectors can be connected with a standard SCSI-2 cable from the transition module without interference from boards in adjacent slots. Spring latch hardware on the transition module provide for excellent connection integrity and easy cable removal.
• Optional Screw Termination Panel - Model supports field connection via screw terminals using the optional DIN rail mount termination panel (Model 5028-182).
• Memory Space Access Support - IP memory space accesses are supported and software configurable from 1Mbyte to 8Mbytes in the VME64x bus standard address space.
• Supports Two Interrupt Channels per IP - Up to two interrupt requests are supported for each IP. The VME64x bus interrupt level is software programmable. Additional registers are associated with each interrupt request for control and status monitoring.
• Interrupt Priority Control - Interrupts use a priority shifting scheme based on the last interrupt serviced. This prevents the continuous interrupts of one IP module interrupt request from blocking the interrupts of other IP modules.
• Supervisory Circuit for Reset Generation - A microprocessor supervisor circuit provides power-on, power-off, and low power detection reset signals to the IP modules per the IP specification.
• Individually Filtered Power - Filtered +5V, +12V, and -12V DC power is provided to the IP modules via passive filters present on each supply line serving each IP. This provides optimum filtering and isolation between the IP modules and the carrier board and allows analog signals to be accurately measured or reproduced on IP modules without signal degradation from the carrier board logic signaling noise.
• ESD Strip on AVME9670 Board - The AVME9670 board has been designed to provide electrostatic discharge (ESD) capability by using an ESD strip on the board per ANSI/VITA 1.1-1997 and IEEE1101.10.
• New Injector/Ejector Handles - The AVME9670 uses modern injector/ejector handles, which push the board into the rack during installation and pull the board out of the rack for removal or replacement. These handles are needed to give you leverage to install and remove the board.

VME64x bus INTERFACE FEATURES

- Slave Module-
  Carrier Register Short I/O Access A16, D16/D08(O)
  IP Module ID Space A16, D16/D08(O)
  IP Module I/O Space A16, D16/D08(EO)
  IP Module Memory Space A24, D16/D08(EO)

- Supports Short I/O Address Modifiers - Supports short I/O (A16) address modifiers 29H, 2DH (H = Hex). Short I/O space is used for all carrier registers and IP module I/O and ID spaces. The carrier board base address is set by hardware jumpers and decoded on 1K byte boundaries.
- Supports Standard I/O Address Modifiers - Supports standard (A24) address modifiers 39H, 3DH (H = Hex). Standard address space is used when an IP supports memory space. The carrier board is configured using programmable registers to set the IP starting address and size (1Mbyte to 8Mbytes).
- Supports Read-Modify-Write Cycles - Carrier board supports VME64x bus read-modify-write cycles.
- Interrupt Support - I(1-7) interrupter D16/D08 (O). Up to two interrupt requests are supported for each IP module. The VME64x bus interrupt level is software programmable. Carrier board software programmable registers are utilized as interrupt request control and status monitors. Interrupt release mechanism is Release On Register Access (RORA) type.

SIGNS INTERFACE PRODUCTS

(See Appendix for more information on compatible products)

This IP carrier board will mate directly to all industry standard 8 MHz IP modules. Acromag provides the following interface products (all connections to field signals are made through the carrier board and transition module which passes them to the individual IP modules):

- Cables:
  Model 5028-187 (SCSI-2 to Flat Ribbon Cable, Shielded): A round 50 conductor shielded cable with a male SCSI-2 connector at one end and a flat female ribbon connector at the other end. The cable is used for connecting AVME9670 with the TRANS-200, or other compatible carrier boards, to Model 5025-552 termination panels.

- Termination Panel:
  Model 5025-552: DIN-rail mountable panel provides 50 screw terminals for universal field I/O termination. Connects to Acromag AVME9670 with the TRANS-200, or other compatible carrier boards, via SCSI-2 to Flat Ribbon Cable, Shielded (Model 5028-187).

VME64x Transition Module:
Model TRANS-200: This module plugs into the rear backplane directly behind the carrier board. The field I/O connections are made through the backplane to P0 and P2 connectors of the carrier board and then routed to four SCSI-2 connectors on the transition module (marked IP module slots “A through D”) for rear exit from the card cage. It is available for use in VME64x bus card cages which provide rear exit for I/O connections via transition modules (transition modules can only be used in card cages specifically designed for them). It is a double-height (6U), single-slot module with front panel hardware adhering to the VME64x bus mechanical dimensions and IEEE Standard (1101.11-1998), with a printed circuit board depth of 80mm, which is a standard transition module depth. The transition module connects to Acromag Termination Panel (Model 5025-552) using SCSI-2 to Flat Ribbon Cable, Shielded (Model 5028-187) to the rear of the card cage, and to AVME9670 boards within the card cage.
INDUSTRIAL I/O PACK SERIES AVME9670 VME64x 6U CARRIER BOARD

INDUSTRIAL I/O PACK SOFTWARE LIBRARY

Acromag provides an Industrial I/O Pack Software Library diskette (Model IPSW-LIB-M03-1.44MB, MSDOS format) to simplify communication with Acromag IP modules. All functions are written in the “C” programming language and can be linked to your application. Refer to the “README.TXT” file in the root directory on the diskette for more details and the “info9670.TXT” files of the “AVME9670” subdirectories that correspond to your carrier model.

2.0 PREPARATION FOR USE

UNPACKING AND INSPECTION

Upon receipt of this product, inspect the shipping carton for evidence of mishandling during transit. If the shipping carton is badly damaged or water stained, request that the carrier’s agent be present when the carton is opened. If the carrier’s agent is absent when the carton is opened and the contents of the carton are damaged, keep the carton and packing material for the agent’s inspection.

For repairs to a product damaged in shipment, refer to the Acromag Service Policy to obtain return instructions. It is suggested that salvageable shipping cartons and packing material be saved for future use in the event the product must be shipped.

This board is physically protected with packing material and electrically protected with an anti static bag during shipment. It is recommended that the board be visually inspected for evidence of mishandling prior to applying power.

The board utilizes static sensitive components and should only be handled at a static-safe workstation.

CARD CAGE CONSIDERATIONS

Refer to the specifications for loading and power requirements. Be sure that the system power supplies are able to accommodate the power requirements of the carrier board, plus the installed IP modules, within the voltage tolerances specified.

| IMPORTANT: Adequate air circulation must be provided to prevent a temperature rise above the maximum operating temperature |

The dense packing of the IP modules to the carrier board restricts air flow within the card cage and is cause for concern. Adequate air circulation must be provided to prevent a temperature rise above the maximum operating temperature and to prolong the life of the electronics. If the installation is in an industrial environment and the board is exposed to environmental air, careful consideration should be given to air-filtering.

BOARD CONFIGURATION

The carrier board may be configured for different applications. All possible configuration settings will be discussed in the following sections. The jumper locations and IP module positions are shown in Drawing 4501-755. Power should be removed from the board when installing IP modules, cables, termination panels, and field wiring. Refer to Mechanical Assembly Drawing 4501-756 and your IP module documentation for specific configuration and assembly instructions.

VME64x INTERFACE CONFIGURATION

The carrier board is shipped from the factory configured as follows:

- Carrier board with VME64x bus Short I/O Base Address of 0000H. Board will respond to both Address Modifiers 29H and 2DH. Registers on the carrier board plus the I/O and ID spaces on any installed IP modules will be accessible.
- Programmable software registers default to IP memory space (VME64x bus standard address space) accesses disabled.
- Programmable software registers default to IP interrupt requests-disabled and VME64x bus interrupt level-none.

Address Decode Jumper Configuration

The carrier board interfaces with the VME64x bus as a 1K byte block of address locations in the VME64x bus short I/O address space (refer to Section 3 for memory map details). J1 decodes the six most significant address lines A10 through A15 to provide segments of 1K address space. The configuration of the jumpers for different base address locations is shown in Table 2.1. “IN” means that the pins are shorted together with a shorting clip. “OUT” indicates that the clip has been removed.

<table>
<thead>
<tr>
<th>Table 2.1: Address Decode Jumper Selections (J1 Pins)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
</tr>
<tr>
<td>0400</td>
</tr>
<tr>
<td>0800</td>
</tr>
<tr>
<td>0C00</td>
</tr>
<tr>
<td>1000</td>
</tr>
<tr>
<td>. . .</td>
</tr>
<tr>
<td>EC00</td>
</tr>
<tr>
<td>F000</td>
</tr>
<tr>
<td>F400</td>
</tr>
<tr>
<td>F800</td>
</tr>
<tr>
<td>FC00</td>
</tr>
</tbody>
</table>

* Consult your host CPU manual for detailed information about addressing the VME64x bus short I/O (A16, 16-bit) space. In many cases, CPU’s utilizing 24-bit addressing will start the 16-bit address at FF0000 (Hex), and 32-bit CPU’s at FFFF0000 (Hex).

VME64x bus Address Modifiers

No hardware jumper configuration is needed. The carrier board will respond to both address modifiers 29H and 2DH in the VME64x bus short I/O space. This means that both short supervisory and short non-privileged accesses are supported.

The carrier board will respond to both address modifiers 39H and 3DH in the VME64x bus standard address space, when standard address space accesses to IP memory are enabled via
programmable registers on the carrier board (refer to Section 3 for programming details).

Interrupt Configuration

No hardware jumper configuration is required. All interrupt enabling, status, and VME64x bus interrupt level selections are configured via programmable registers on the carrier board (see Section 3 for programming details). The carrier board passes interrupt requests from the IP modules to the VME64x bus – it does not originate interrupt requests. Refer to the IP modules for their specific configuration requirements.

CONNECTORS

Carrier Field I/O Connectors (IP modules A through D)

Field I/O connections are made through the rear via transition module (TRANS-200) connectors A, B, C, and D for IP modules in positions A through D, respectively. IP module assignment is marked on the transition module for easy identification (see jumper & IP location drawing 4501-756 for physical locations of the IP modules). SCSI-2 Round cable assemblies and Acromag termination panels (or user defined terminations) can be quickly mated to the transition module connectors. Pin assignments are defined by the IP I/O Mapping to VME64x Standard (ANSI/VITA 4.1-1996).

Connectors A through D are 50-pin SCSI-2 right angle (female) connectors (AMP). Connectors are high-density, and there is one connector for each IP module marked with A, B, C, & D on the transition module panel. These connectors include spring latch hardware and 30 microns of gold in the mating area for excellent connection.

IP Field I/O Connectors (IP modules A through D)

The field side connectors of IP modules A through D mate to connectors P1, P3, P5, P7, and P9, respectively, on the carrier board. IP location is silk-screened on the board for easy identification. Field and logic side connectors are keyed to avoid incorrect assembly.

P3, P5, P7, and P9 are 50-pin male plug header connectors. These AMP 173280-3 connectors mate to AMP 173279-3 connectors (or similar) on the IP modules. This provides excellent connection integrity and utilizes gold plating in the mating area. Threaded metric M2 screws and spacers (supplied with Acromag IP modules) provide additional stability for harsh environments (see Drawing 4501-756 for assembly details).

Pin assignments for these connectors are made by the specific IP model used and correspond identically to the pin numbers of the transition module panel connectors.

IP Logic Interface Connectors (IP modules A through D)

The logic interface sides of IP modules A through D mate to connectors P4, P6, P8, and P10 respectively, on the carrier board. IP location is silk-screened on the board for easy identification. Field and logic side connectors are keyed to avoid incorrect assembly.

P4, P6, P8, and P10 are 50-pin male plug header connectors. These AMP 173280-3 connectors mate to AMP 173279-3 connectors (or similar) on the IP modules. This provides excellent connection integrity and utilizes gold plating in the mating area. Threaded metric M2 screws and spacers (supplied with Acromag IP modules) provide additional stability for harsh environments (see Drawing 4501-756 for assembly details).

Asterisk (*) is used to indicate an active-low signal.

**BOLD ITALIC** Logic Lines are NOT USED by the carrier board.

VME64x bus Connections for P1

Table 2.3 indicates the pin assignments for the VME64x bus signals at the P1 connector. The P1 connector is the upper rear connector on the AVME9670 board, as viewed from the front. The connector consists of 32 rows of five pins labeled A, B, C, D and Z. Pin Z1 is located at the upper right hand corner of the connector if the board is viewed from the front component side.

Refer to the VME64x bus specification for additional information on the VME64x bus signals.

---

### Table 2.2: Standard IP Logic Interface Connections (P4,6,8,10)

<table>
<thead>
<tr>
<th>Pin Description</th>
<th>Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>1</td>
</tr>
<tr>
<td>CLK</td>
<td>+5V</td>
</tr>
<tr>
<td>Reset*</td>
<td>R/W*</td>
</tr>
<tr>
<td>D00</td>
<td>DSEL*</td>
</tr>
<tr>
<td>D01</td>
<td>DMAReg0*</td>
</tr>
<tr>
<td>D02</td>
<td>MEMSEL*</td>
</tr>
<tr>
<td>D03</td>
<td>DMAReg1*</td>
</tr>
<tr>
<td>D04</td>
<td>ISel*</td>
</tr>
<tr>
<td>D05</td>
<td>DMAck0*</td>
</tr>
<tr>
<td>D06</td>
<td>IOSEL*</td>
</tr>
<tr>
<td>D07</td>
<td>RESERVED</td>
</tr>
<tr>
<td>D08</td>
<td>A1</td>
</tr>
<tr>
<td>D09</td>
<td>DMAEnd*</td>
</tr>
<tr>
<td>D10</td>
<td>A2</td>
</tr>
<tr>
<td>D11</td>
<td>ERROR*</td>
</tr>
<tr>
<td>D12</td>
<td>A3</td>
</tr>
<tr>
<td>D13</td>
<td>INTreq0*</td>
</tr>
<tr>
<td>D14</td>
<td>A4</td>
</tr>
<tr>
<td>D15</td>
<td>INTreq1*</td>
</tr>
<tr>
<td>BS0*</td>
<td>A5</td>
</tr>
<tr>
<td>BS1*</td>
<td>STROBE*</td>
</tr>
<tr>
<td>-12V</td>
<td>A6</td>
</tr>
<tr>
<td>+12V</td>
<td>ACK*</td>
</tr>
<tr>
<td>+5V</td>
<td>RESERVED</td>
</tr>
<tr>
<td>GND</td>
<td>50</td>
</tr>
</tbody>
</table>

### Table 2.3: VME64x bus P1 CONNECTIONS

<table>
<thead>
<tr>
<th>Pin</th>
<th>Row Z</th>
<th>Row A</th>
<th>Row B</th>
<th>Row C</th>
<th>Row D</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>D00</td>
<td>BBSY*</td>
<td>D08</td>
<td>VPO*</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>D01</td>
<td>BCLR*</td>
<td>D09</td>
<td>GNDp</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>D02</td>
<td>ACFAIL*</td>
<td>D10</td>
<td>+V1</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>D03</td>
<td>BG0IN*</td>
<td>D11</td>
<td>+V2</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>D04</td>
<td>BGOUT*</td>
<td>D12</td>
<td>RsvU</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>D05</td>
<td>BG1IN*</td>
<td>D13</td>
<td>-V1</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>D06</td>
<td>BGOUT*</td>
<td>D14</td>
<td>-V2</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>D07</td>
<td>BG2IN*</td>
<td>D15</td>
<td>RsvU</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>MCLK</td>
<td>BG2OUT*</td>
<td>GND*</td>
<td>GAP*</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>SYSClk</td>
<td>BG3IN*</td>
<td>SYSFAIL*</td>
<td>GAI0*</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>RESP*</td>
<td>BG3OUT*</td>
<td>BERR*</td>
<td>GAI1*</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>D51*</td>
<td>BR*</td>
<td>SYSRESET*</td>
<td>+3.3V</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>RsvBus</td>
<td>DSO*</td>
<td>BR1*</td>
<td>LWORD*</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>GND</td>
<td>WRITE*</td>
<td>BR2*</td>
<td>AM5</td>
<td>+3.3V</td>
</tr>
<tr>
<td>15</td>
<td>RsvBus</td>
<td>GND</td>
<td>BR3*</td>
<td>A23</td>
<td>GAI1*</td>
</tr>
</tbody>
</table>
**VME64x bus Connections for P2**

Table 2.4 indicates the pin assignments for the VME64x bus signals at the P2 connector. The P2 connector is the lower rear connector on the AVME9670 board, as viewed from the front. The connector consists of 32 rows of five pins labeled A, B, C, D and Z. Pin Z32 is located at the lower right hand corner of the connector if the board is viewed from the front component side.

### TABLE 2.4: VME64x bus P2 CONNECTIONS

<table>
<thead>
<tr>
<th>Pin</th>
<th>Row Z</th>
<th>Row A</th>
<th>Row B</th>
<th>Row C</th>
<th>Row D</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>GND</td>
<td>DTACK*</td>
<td>AM0</td>
<td>A22</td>
<td>+3.3V</td>
</tr>
<tr>
<td>17</td>
<td>RsvBus</td>
<td>GND</td>
<td>AM1</td>
<td>A21</td>
<td>GA4*</td>
</tr>
<tr>
<td>18</td>
<td>GND</td>
<td>A5*</td>
<td>AM2</td>
<td>A20</td>
<td>+3.3V</td>
</tr>
<tr>
<td>19</td>
<td>RsvBus</td>
<td>GND</td>
<td>AM3</td>
<td>A19</td>
<td>RsvBus</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
<td>IACK*</td>
<td>GND</td>
<td>A18</td>
<td>+3.3V</td>
</tr>
<tr>
<td>21</td>
<td>RsvBus</td>
<td>IACKIN*</td>
<td>GND</td>
<td>A17</td>
<td>RsvBus</td>
</tr>
<tr>
<td>22</td>
<td>GND</td>
<td>IACKOUT*</td>
<td>SERB</td>
<td>A16</td>
<td>+3.3V</td>
</tr>
<tr>
<td>23</td>
<td>RsvBus</td>
<td>AM4</td>
<td>GND</td>
<td>A15</td>
<td>RsvBus</td>
</tr>
<tr>
<td>24</td>
<td>GND</td>
<td>A07</td>
<td>IRQ7*</td>
<td>A14</td>
<td>+3.3V</td>
</tr>
<tr>
<td>25</td>
<td>RsvBus</td>
<td>A06</td>
<td>IRQ6*</td>
<td>A13</td>
<td>RsvBus</td>
</tr>
<tr>
<td>26</td>
<td>GND</td>
<td>A05</td>
<td>IRQ5*</td>
<td>A12</td>
<td>+3.3V</td>
</tr>
<tr>
<td>27</td>
<td>RsvBus</td>
<td>A04</td>
<td>IRQ4*</td>
<td>A11</td>
<td>LI1*</td>
</tr>
<tr>
<td>28</td>
<td>GND</td>
<td>A03</td>
<td>IRQ3*</td>
<td>A10</td>
<td>+3.3V</td>
</tr>
<tr>
<td>29</td>
<td>RsvBus</td>
<td>A02</td>
<td>IRQ2*</td>
<td>A09</td>
<td>LI0*</td>
</tr>
<tr>
<td>30</td>
<td>GND</td>
<td>A01</td>
<td>IRQ1*</td>
<td>A08</td>
<td>+3.3V</td>
</tr>
<tr>
<td>31</td>
<td>RsvBus</td>
<td>-12V</td>
<td>+5VSTDBY</td>
<td>+12V</td>
<td>GND</td>
</tr>
<tr>
<td>32</td>
<td>GND</td>
<td>+5V</td>
<td>+5V</td>
<td>+5V</td>
<td>VPC</td>
</tr>
</tbody>
</table>

Note: The letter in front of the number indentifies the IP Module Slot. The number indentifies the I/O pin number of that IP Module.

Example: C46 C = IP Module in Slot “C”

46 = I/O Pin number “46”

(This pin on the IP Module connects to P2, Pin 1, Row Z.)

Shaded area are pins defined under the VME64x bus specification. **BOLD ITALIC** Logic Lines are NOT USED by the carrier board.

Asterisk (*) is used to indicate an active-low signal.

**POWER-UP TIMING AND LOADING**

The AVME9670 board uses a Field Programmable Gate-Array (FPGA) to handle the bus interface and control logic timing. Upon power-up, the FPGA automatically clocks in configuration vectors from a local PROM to initialize the logic circuitry for normal operation. This time is measured as the first 145mS (typical) after the +5 Volt supply rises to +2.5 Volts at power-up. The VME64x
bus specification requires that the bus master drive the system reset 
for the first 200mS after power-up, thus inhibiting any data transfers 
from taking place.

IP control registers are also reset following a power-up 
sequence, disabling interrupts, etc. (see Section 3 for details).

DATA TRANSFER TIMING

VME64x bus data transfer time is measured from the falling 
edge of $DS^*$ to the falling edge of $DTACK^*$ during a normal 
data transfer cycle. Typical transfer times are given in the following table.

<table>
<thead>
<tr>
<th>Register</th>
<th>Data Transfer Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>All Carrier Registers</td>
<td>450 nS, Typical.</td>
</tr>
<tr>
<td>IP Registers</td>
<td>450 nS, Typical, If No Wait States*</td>
</tr>
</tbody>
</table>

* See IP module specifications for information on wait states. IP 
module register access time will increase by the number of wait 
states multiplied by 125nS (the period of the 8 MHz clock).

FIELD GROUNDING CONSIDERATIONS

Carrier boards are designed with passive filters on each supply 
line to each IP module. This provides maximum filtering and signal 
isoylation between the IP modules and the carrier board. However, 
the boards are considered non-isolated, since there is electrical 
continuity between the VME64x bus and the IP grounds. Therefore, 
unless isolation is provided on the IP module itself, the field I/O 
connections are not isolated from the VME64x bus. Care should be 
taken in designing installations without isolation to avoid ground 
loops and noise pickup. This is particularly important for analog I/O 
applications when a high level of accuracy/resolution is needed (12- 
bits or more). Contact your Acromag representative for information 
on our many isolated signal conditioning products that could be used 
to interface to the IP input/output modules.

3.0 PROGRAMMING INFORMATION

This Section provides the specific information necessary to 
operate the AVME9670 non-intelligent carrier board.

The board is addressable on 1K byte boundaries in the Short 
I/O (A16) Address Space. This Acromag VME64x bus non-
intelligent slave (carrier board) has a Board Status register, but no 
identification information. Identification information is provided per 
the Industrial I/O Pack logic interface specification on the mezzanine 
(IP) boards which are installed on the carrier. The 1K byte of 
memory consumed by the board is composed of blocks of memory 
for the I/O and ID spaces of up to four IP modules. The rest of the 
1K byte address space is unused, or contains registers or memory 
specific to the function of the carrier board. The memory map for 
the AVME9670 is shown in Table 3.1A.

The Input/Output (IO) and Identification (ID) spaces of each IP 
are accessible via the VME64x bus Short I/O space as shown in 
Table 3.1A. The carrier board may optionally occupy memory in 
the VME64x bus standard (A24) address space, if needed for IP 
modules containing Memory space. IP memory will only be mapped 
into the standard memory space if it is enabled for a particular IP per 
the user programmable IP Memory Enable Register (see Table 3.1B 
and subsequent description). The starting memory address for each 
enabled IP and the memory size for each enabled IP module is user-
programmable via its associated IP Memory Base Address & Size 
Register (see Table 3.1B and subsequent description).
### Table 3.1B: AVME9670 Carrier Board Registers

<table>
<thead>
<tr>
<th>Base Address + (Hex)</th>
<th>EVEN Byte</th>
<th>ODD Byte</th>
<th>Base Address + (Hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>00C0</td>
<td>Not Used</td>
<td>Carrier Board Status Register</td>
<td>00C1</td>
</tr>
<tr>
<td>00C2</td>
<td>Not Used</td>
<td>Interrupt Level Register</td>
<td>00C3</td>
</tr>
<tr>
<td>00C4</td>
<td>Not Used</td>
<td>IP Error Register</td>
<td>00C5</td>
</tr>
<tr>
<td>00C6</td>
<td>Not Used</td>
<td>IP Memory Enable Register</td>
<td>00C7</td>
</tr>
<tr>
<td>00C8</td>
<td>Not Used</td>
<td>Not Used</td>
<td>00C9</td>
</tr>
<tr>
<td>00CE</td>
<td>Not Used</td>
<td>Not Used</td>
<td>00CF</td>
</tr>
<tr>
<td>00D0</td>
<td>Not Used</td>
<td>IP_A Memory Base Address &amp; Size Register</td>
<td>00D1</td>
</tr>
<tr>
<td>00D2</td>
<td>Not Used</td>
<td>IP_B Memory Base Address &amp; Size Register</td>
<td>00D3</td>
</tr>
<tr>
<td>00D4</td>
<td>Not Used</td>
<td>IP_C Memory Base Address &amp; Size Register</td>
<td>00D5</td>
</tr>
<tr>
<td>00D6</td>
<td>Not Used</td>
<td>IP_D Memory Base Address &amp; Size Register</td>
<td>00D7</td>
</tr>
<tr>
<td>00D8</td>
<td>Not Used</td>
<td>Not Used</td>
<td>00D9</td>
</tr>
<tr>
<td>00DE</td>
<td>Not Used</td>
<td>Not Used</td>
<td>00DF</td>
</tr>
<tr>
<td>00E0</td>
<td>Not Used</td>
<td>IP Interrupt Enable Register</td>
<td>00E1</td>
</tr>
<tr>
<td>00E2</td>
<td>Not Used</td>
<td>IP Interrupt Pending Register</td>
<td>00E3</td>
</tr>
<tr>
<td>00E4</td>
<td>Not Used</td>
<td>IP Interrupt Clear Register</td>
<td>00E5</td>
</tr>
<tr>
<td>00E6</td>
<td>Not Used</td>
<td>Not Used</td>
<td>00E7</td>
</tr>
<tr>
<td>00FE</td>
<td>Not Used</td>
<td>Not Used</td>
<td>00FF</td>
</tr>
</tbody>
</table>

**Identification ROM - (Read Only, 32 Odd-Byte Addresses)**

Each IP contains identification information (ID) that resides in the ID space per the IP specification. This area of memory contains 32 bytes of information at most (ID ROM Format I). Both fixed and variable information may be present within the ID ROM. Fixed information includes the "IPAC" identifier, model number, and manufacturer's identification codes. Variable information may include unique information required for the module. The identification Section for each IP module is located in the carrier board memory map per Table 3.1A. ID bytes are addressed using only the odd addresses in a 64-byte block. The ID contents are shown in Table 3.2 for a generic IP. Refer to the documentation of your IP module for specific information.

### Table 3.2: Generic IP Module ID Space Identification (ID) ROM

<table>
<thead>
<tr>
<th>Hex Offset From ID PROM Base Address</th>
<th>ASCII Character Equivalent</th>
<th>Numeric Value (Hex)</th>
<th>Field Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>I</td>
<td>49</td>
<td>All IP modules have 'IPAC'</td>
</tr>
<tr>
<td>03</td>
<td>P</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>05</td>
<td>A</td>
<td>41</td>
<td></td>
</tr>
<tr>
<td>07</td>
<td>C</td>
<td>43</td>
<td></td>
</tr>
<tr>
<td>09</td>
<td>A3</td>
<td>Acromag ID Code</td>
<td></td>
</tr>
<tr>
<td>0B</td>
<td>mm</td>
<td>IP Model Code</td>
<td></td>
</tr>
<tr>
<td>0D</td>
<td>00</td>
<td>Not Used (Revision)</td>
<td></td>
</tr>
<tr>
<td>0F</td>
<td>00</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>00</td>
<td>Not Used (Driver ID Low Byte)</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>00</td>
<td>Not Used (Driver ID High Byte)</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>nn</td>
<td>Total Number of ID PROM Bytes</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>cc</td>
<td>CRC</td>
<td></td>
</tr>
<tr>
<td>19 to (2*nn - 1)</td>
<td>xx</td>
<td>IP Specific Space</td>
<td></td>
</tr>
<tr>
<td>(2*nn + 1) to 3F</td>
<td>yy</td>
<td>Not Used</td>
<td></td>
</tr>
</tbody>
</table>

**Notes (Table 3.2):**

1. The IP model number is represented by a two-digit code within the ID ROM (e.g. the IP405 model is represented by 01 Hex).

**Carrier Board Status Register - (Read/Write, Base + C1H)**

The Carrier Board Status Register reflects and controls functions globally on the carrier board.

<table>
<thead>
<tr>
<th>MSB</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>LSB</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ACE&lt;sup&gt;1&lt;/sup&gt;</td>
<td>AAD&lt;sup&gt;2&lt;/sup&gt;</td>
<td>TOA&lt;sup&gt;3&lt;/sup&gt;</td>
<td>Soft Reset</td>
<td>GIE&lt;sup&gt;4&lt;/sup&gt;</td>
<td>GIP&lt;sup&gt;5&lt;/sup&gt;</td>
<td>Not Used</td>
<td>Not Used</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**

1. ACE – this bit is Auto Clear Interrupt Enable.
2. AAD - this bit is a Auto Acknowledge Disable.
3. TOA - this bit is a Time Out Access Enable.
4. GIE - this bit is a Global Interrupt Enable.
5. GIP - this bit is Global Interrupt Pending.

Where:

- Bits 1, 0
- Bit 7

**Notes:**

- Not used - equal "0" if read
- Writing a "1" to this bit will enable automatic clear of pending interrupts on the carrier. When this bit is set, pending interrupts will not be latched or registered on the carrier. An interrupt will only remain set as pending on the carrier if its corresponding IP module has an active interrupt request.

- Bit 6
- Auto Acknowledge Disable

When this bit is set to "1" automatic acknowledge of the IP module access is disabled. Thus an access to an empty IP module slot can result in a bus error due to...
to time out. When this bit is set to "0", automatic acknowledgement is enabled. The carrier will acknowledge the access even if the IP module does not or if there is no IP module present. Bit 5 of this register will be set to indicate that the last IP module access has timed out.

Bit 5 Timed Out Access

This bit when set to "1" indicates that the last IP module has timed out (the IP did not acknowledge the access.) This bit will be "0" on power-up. Reading the carrier board status register will clear this bit to "0".

Bit 4 Software Reset (Write)

Writing a "1" to this bit causes a software reset. Writing "0" or reading the bit has no effect. When set the software reset bit will have a duration of 1us. The effect of software reset on the various registers is noted in the description of each register.

Reset Condition: Set to "0".

Bit 3 Global Interrupt Enable (GIE) (Read/Write)

Writing a "1" to this bit enables interrupts to be serviced, provided that interrupts are supported and configured. A "0" disables servicing interrupts.

Reset Condition: Set to "0", interrupts disabled.

Bit 2 Global Interrupt Pending (GIP) (Read)

This bit will be "1" when there is an interrupt pending. This bit will be "0" when there is no interrupt pending. Polling this bit will reflect the board's pending interrupt status, even if the Global Interrupt Enable bit is set to "0".

Reset Condition: Set to "0".

Interrupt Level Register - (Read/Write, Base + C3H)

The carrier board passes interrupt requests from the IP modules to the VME64x bus. It does not originate interrupt requests. The Interrupt Level Register allows the user to control the mapping of IP interrupt requests to the desired VME64x bus interrupt level. Note that the "Global Interrupt Enable" bit in the Carrier Board Status Register must be set for interrupts to be enabled from the carrier board. Also, the specific IP interrupt request must be enabled via its corresponding bit in the Interrupt Enable Register, described subsequently.

<table>
<thead>
<tr>
<th>MSB</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>LSB</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not</td>
<td>Used</td>
<td>Not</td>
<td>Used</td>
<td>Not</td>
<td>Used</td>
<td>IL2</td>
<td>IL1</td>
<td>IL0</td>
<td></td>
</tr>
</tbody>
</table>

Where:

- Bits 7, 6, 5, 4, 3, 2, 1
- Bit 0
- IP Error (Read)

IP Error Register - (Read, Base + C5H)

The IP Error Register allows the user to monitor the Error signals of IP modules A through D. The Industrial I/O Pack specification states that the error signals indicate a non-recoverable error from the IP (such as a component failure or hard-wired configuration error). Refer to your IP specific documentation to see if the error signal is supported and what it indicates.

<table>
<thead>
<tr>
<th>MSB</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>LSB</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not</td>
<td>Used</td>
<td>Not</td>
<td>Used</td>
<td>Not</td>
<td>Used</td>
<td>Not</td>
<td>Used</td>
<td>Not</td>
<td>IP</td>
</tr>
<tr>
<td>Error</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Where:

- Bits 7, 6, 5, 4, 3, 2, 1
- Bit 0
- Not used - equal "0" if read
- IP Error (Read)
- This bit will be a "1" when any IP module asserts its Error signal. This bit will be "0" when there is no error
- Reset Condition: Bit will be "0" (no error) unless driven by IP.

IP Memory Enable Register - (Read/Write, Base + C7H)

The IP Memory Enable Register allows the user to program which IP modules will be accessible in the standard (A24) memory space. An enable bit is associated with each IP A through D. This register must be used in conjunction with the IP Memory Base Address & Size Registers to fully define the addressable memory space of the IP modules. Enabling IP memory has no effect on the I/O and ID spaces of the module.

<table>
<thead>
<tr>
<th>MSB</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>LSB</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not</td>
<td>Used</td>
<td>Not</td>
<td>Used</td>
<td>Not</td>
<td>Used</td>
<td>IP-D</td>
<td>Mem</td>
<td>Ena</td>
<td>IP</td>
</tr>
<tr>
<td>Mem</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Where:

- Bits 7, 6, 5, 4
- Bit 3
- Not used - equal "0" if read
- IP-D Memory Enable (Read/Write)
- Writing a "1" to this bit enables the memory space for IP D. A zero disables memory space accesses.
- Reset Condition: Set to "0", memory space accesses.
- Bit 2
- IP-C Memory Enable (Read/Write)
- Writing a "1" to this bit enables the memory space for IP C. A zero disables memory space accesses.
- Reset Condition: Set to "0", memory space accesses.
- Bit 1
- IP-B Memory Enable (Read/Write)
- Writing a "1" to this bit enables the memory space for IP B. A zero disables memory space accesses.
- Reset Condition: Set to "0", memory space accesses.
- Bit 0
- IP-A Memory Enable (Read/Write)
- Writing a "1" to this bit enables the memory space for IP A. A zero disables memory space accesses.
- Reset Condition: Set to "0", memory space accesses.
IP Memory Base Address & Size Registers - (Read/Write)

The IP Memory Base Address & Size Registers are user programmable to define the starting address of standard (A24) memory space and the size of that memory space corresponding to IP modules A through D. The memory size for each enabled IP module is user-programmable from 1MByte to 8MByte in multiples of two. Note that memory on IP modules can only be accessed if enabled within the IP Memory Enable Register, and that the memory bases for enabled IP modules must not be programmed to overlap with each other. The size selected by these registers should be matched to that required by the associated IP.

<table>
<thead>
<tr>
<th>Base Address</th>
<th>Not Used</th>
<th>Memory Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7 D6 D5 D4</td>
<td>D3 D2 D1</td>
<td>LSB D0</td>
</tr>
<tr>
<td>A23 A22 A21</td>
<td>A20</td>
<td>Not Used</td>
</tr>
<tr>
<td>A23 A22 A21</td>
<td>Not Used</td>
<td>Not Used</td>
</tr>
<tr>
<td>A23 A22</td>
<td>Not Used</td>
<td>Not Used</td>
</tr>
<tr>
<td>A23</td>
<td>Not Used</td>
<td>Not Used</td>
</tr>
</tbody>
</table>

Where:
- Bit 7, 6, 5, 4
  - IP Memory Base Address (Read/Write)
  - These bits define the memory base address. Read and write operations are implemented on all bits even if labeled unused. Thus, a read operation will return the last value written. Reset Condition: Set to "0", memory base address 0.
- Bit 3, 2
  - IP Memory Size (Read/Write)
  - These bits define the memory size selected 1MB, 2MB, 4MB, or 8MB as shown in the previous table. Reset Condition: Set to "0", 1MB memory size.

IP Interrupt Enable Register - (Read/Write, Base + E1H)

The IP Interrupt Enable Register is used to individually enable/disable IP interrupts. Each IP A through D may have up to two requests. Note that the "Global Interrupt Enable" bit in the Carrier Board Status Register must be set for interrupts to be enabled from the carrier board. The user must also configure the VME64x bus interrupt level using the Interrupt Level Register.

<table>
<thead>
<tr>
<th>Base Address</th>
<th>Not Used</th>
<th>Memory Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7 D6 D5 D4</td>
<td>D3 D2 D1</td>
<td>LSB D0</td>
</tr>
<tr>
<td>IP D</td>
<td>IP D</td>
<td>IP C</td>
</tr>
<tr>
<td>Int1 Ena</td>
<td>Int0 Ena</td>
<td>Int1 Ena</td>
</tr>
<tr>
<td>IP C</td>
<td>IP B</td>
<td>IP B</td>
</tr>
<tr>
<td>Int1 Ena</td>
<td>Int0 Ena</td>
<td>Int0 Ena</td>
</tr>
<tr>
<td>IP D</td>
<td>IP A</td>
<td>IP A</td>
</tr>
<tr>
<td>Int1 Ena</td>
<td>Int0 Ena</td>
<td>Int0 Ena</td>
</tr>
</tbody>
</table>

Where:
- All Bits
  - IP Interrupt Enable (Read/Write)
    - Writing a "1" to a bit enables interrupts for the corresponding IP module and interrupt level. A zero disables the corresponding interrupt.
    - Reset Condition: Set to "0", IP interrupts disabled.

IP Interrupt Pending Register - (Read, Base + E3H)

The IP Interrupt Pending Register is used to individually identify pending IP interrupts. If multiple IP interrupts are pending, they will be serviced with the lowest priority given to the last IP interrupt and the highest priority is given to all other pending interrupts. This prevents the continuous interrupts of one IP module from blocking the interrupts of other modules.

<table>
<thead>
<tr>
<th>MSB D7 Low Prior.</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>LSB D0 High Prior.</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP D</td>
<td>IP D</td>
<td>IP C</td>
<td>IP C</td>
<td>IP B</td>
<td>IP B</td>
<td>IP A</td>
<td>IP A</td>
</tr>
<tr>
<td>Int0 Pend</td>
<td>Int1 Pend</td>
<td>Int0 Pend</td>
<td>Int0 Pend</td>
<td>Int1 Pend</td>
<td>Int0 Pend</td>
<td>Int0 Pend</td>
<td></td>
</tr>
</tbody>
</table>

Where:
- All Bits
  - A bit will be a "1" when the corresponding IP interrupt is pending. A bit will be a "0" when its corresponding interrupt is not pending.
  - Polling this bit will reflect the IP modules pending interrupt status, even if the IP interrupt enable bit is set to "0".
  - Reset Condition: Set to "0".

IP Interrupt Clear Register - (Write, Base + E5H)

The IP Interrupt Clear Register is used to individually clear the IP interrupt Pending bits set in the IP Interrupt Pending register.

<table>
<thead>
<tr>
<th>MSB D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>LSB D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP D</td>
<td>IP D</td>
<td>IP C</td>
<td>IP C</td>
<td>IP B</td>
<td>IP B</td>
<td>IP A</td>
<td>IP A</td>
</tr>
<tr>
<td>Clear</td>
<td>Clear</td>
<td>Clear</td>
<td>Clear</td>
<td>Clear</td>
<td>Clear</td>
<td>Clear</td>
<td>Clear</td>
</tr>
</tbody>
</table>

Where:
- All Bits
  - IP Interrupt Clear (Write)
    - Writing a "1" to a bit causes the corresponding IP interrupt Pending bit to clear. Writing "0" or reading has no effect.
    - Reset Condition: Set to "0".

GENERAL PROGRAMMING CONSIDERATIONS

The carrier board register architecture makes the configuration fast and easy. The only set of configuration hardware jumpers is for the base address of the carrier board in the VME64x bus short I/O space. Once the carrier board is mapped to the desired base address, communication with its registers and the I/O and ID spaces of the IP modules is straightforward. The carrier board is easily configured to communicate with IP memory space, if present, through two configuration registers. Interrupt configuration/control, if supported by IP modules, is also easily done through registers.
Board Diagnostics

The board is a non-intelligent slave and does not perform self diagnostics. It does, however, provide front panel LED’s to indicate successful communication with each of the four IP modules, A through D. These LED's are driven by the corresponding IP acknowledge signal which is lengthened by the logic in the FPGA on the carrier board to make the access visible to the user. This means that frequent accesses to an IP will result in constant LED illumination. The LED's indicate I/O, memory, interrupt acknowledge, and ID space accesses. Note that the LED’s will not illuminate during accesses of carrier board registers, or accesses to IP modules which are not physically present, or to unsupported memory space. Additional information about the error status of the IP modules can be obtained by reading the IP Error Register.

GENERATING INTERRUPTS

Interrupt requests do not originate from the carrier board, but rather, from the IP modules. Each IP may support 0, 1, or 2 interrupt requests. The carrier board processes the request from the IP and uses the Interrupt Level Register data to map the request to the desired VME64x bus interrupt level (if locally enabled within the Interrupt Enable Register and globally enabled within the Carrier Board Status Register). The carrier board then waits for an interrupt acknowledge from the VME64x bus host after asserting the appropriate VME64x bus interrupt request.

When the carrier board recognizes an interrupt acknowledge cycle on the VME64x bus, it checks for a match of the IP interrupt requests. If none is pending or the interrupt level does not match, it will pass the acknowledgment signal along, without consuming it. If there is a match, the carrier board will initiate an acknowledgment cycle with the requesting IP, which must supply the interrupt vector during the cycle. The VME64x bus interrupt acknowledge signal is consumed by the carrier board during a valid cycle. Note that if multiple IP interrupt requests are pending, then the carrier board will prioritize the requests based on the last interrupt serviced. Lowest priority will be given to the last interrupt serviced.

Interrupt Configuration Example

1. Clear the global interrupt enable bit in the Carrier Board Status Register by writing a “0” to bit 3.
2. Write interrupt vector to the location specified on the IP and perform any other IP specific configuration required - do for each supported IP interrupt request.
3. Write to the Interrupt Level Register to program the desired interrupt level per bits 2,1,0.
4. Write “1” to the IP Interrupt Clear Register corresponding to the desired IP interrupt request(s) being configured.
5. Write “1” to the IP Enable Register bits corresponding to the IP interrupt request to be enabled.
6. Enable interrupts from the carrier board by writing a “1” to bit 3 (global interrupt enable bit) in the Carrier Board Status Register.

Sequence of Events For an Interrupt

1. The IP asserts an interrupt request to the carrier board (asserts IntReq0 or IntReq1*).
2. The AVME9670 carrier board acts as an interrupter in making the VME64x bus interrupt request (asserts IRQx*) corresponding to the IP interrupt request.
3. The VME64x bus host (interrupt handler) asserts IACK* and the level of the interrupt it is seeking on A01-A03.
4. When the asserted VME64x bus IACKIN* signal (daisy-chained) is passed to the AVME9670, the carrier board will check if the level requested matches that specified by the host. If so, the carrier board will assert the IntSel* line to the appropriate IP together with (carrier board generated) address bit A1 to select which interrupt request is being processed (A1 low corresponds to IntReq0; A1 high corresponds to IntReq1*).
5. The IP puts the appropriate interrupt vector on the local data bus (D00-D07 if an D08 (O) interrupter or D00-D15 if a D16 interrupter), and asserts Ack* to the carrier board. The carrier board passes this along to the VME64x bus (D08 [O] or D16) and asserts DTACK*.
6. The host uses the vector to point at which interrupt handler to execute and begins its execution.
7. Example of Generic Interrupt Handler Actions:
   A. Disable the interrupting IP by writing a “0” to the appropriate bit in the IP Interrupt Enable Register.
   B. Take any IP specific action required to remove the interrupt request at its source.
   C. Clear the interrupting IP by writing a “1” to the appropriate bit in the IP Interrupt Clear Register.
   D. Enable the interrupting IP by writing a “1” to the appropriate bit in the IP Interrupt Enable Register.
8. If the IP interrupt stimulus has been removed and no other IP modules have interrupts pending, the interrupt cycle is completed (i.e. the carrier board negates its interrupt request).
   A. If the IP interrupt stimulus remains, a new interrupt request will immediately follow. If the stimulus cannot be removed, then the IP should be disabled or reconfigured.
   B. If other IP modules have interrupts pending, then the interrupt request (IRQx*) will remain asserted. This will start a new interrupt cycle.

4.0 THEORY OF OPERATION

This section describes the basic functionality of the circuitry used on the carrier board. Refer to the Block Diagram shown in the Drawing 4501-757 as you review this material.

CARRIER BOARD OVERVIEW

The carrier board is a VME64x bus slave board providing up to four industry standard IP module interfaces for the AVME9670. The carrier board’s VME64x bus interface allows an intelligent single board computer (VME64x bus Master) to control and communicate with electronic devices that are external to the VME64x bus card cage. The external electronic hardware is linked to the carrier board rear access via a transition module (TRANS-200). The electronic link from the field I/O connections to the carrier board is made via the IP module selected for your specific application.

To facilitate easy connection of external devices to the IP field I/O pins of the carrier board, optional Termination Panels are available. SCSI-2 cables connect a 50 pin IP field I/O connector on the transition module (TRANS-200) to the Termination Panel. At the Termination Panel field I/O signals are connected to a 50 position terminal block via screw clamps. The AVME9670 contains four IP modules, and thus 200 I/O connections are provided via the transition module through four SCSI-2 connectors marked A, B, C, and D.

The VME64x bus and IP module logic commons have a direct electrical connection (i.e., they are not electrically isolated). However, the field I/O connections can be isolated from the VME64x bus if an IP module that provides this isolation (between the logic and field side) is utilized. A wide variety of IP modules are currently available (from Acromag and other vendors) that allow interface to many external devices for both digital and analog I/O applications.
VME64x bus Interface

The carrier board’s VME64x bus interface is used to program and monitor the carrier board’s registers for configuration and control of the board’s documented modes of operation (see section 3). In addition, the VME64x bus interface is also used to communicate with and control external devices that are connected to an IP module’s field I/O signals (assuming an IP module is present on the carrier board).

The VME64x bus interface is implemented in the logic of the carrier board’s Field Programmable Gate-Array (FPGA). The FPGA implements VME64x bus specification ANSI/VITA 1-1994 (VME64) & ANSI/VITA 1.1-1997 (VME64x) as an interrupting slave including the following data transfer types.

- A16, D16/D08(O) Carrier Register Short I/O Access
- A16, D16/D08(O) IP Module ID Space
- A16, D16/D08(E0) IP Module I/O Space
- A24, D16/D08(E0) IP Module Memory Space

The carrier board’s VME64x bus data transfer rates are typically:
- 450ns for accesses to the carrier board registers.
- 450ns for data transfers to the IP modules (assuming 0 wait states on IP).

The carrier board’s FPGA monitors the base address jumper setting which is jumperable on 1k byte boundaries in the VME64x bus Short I/O (A16) Address Space. When the selected base address matches the (A16) address provided by the VME64x bus master, the FPGA controls and implements the required bus transfer allowing communication with the carrier board’s registers or IP modules.

Carrier Board Registers

The carrier board registers (presented in section 3) are implemented in the logic of the carrier board’s FPGA. An outline of the functions provided by the carrier board registers includes:

- Software reset can be issued to reset the FPGA Logic and all IP modules present on the carrier board via the Status Register.
- Monitoring the error signal received from each IP module is possible via the IP Error Register.
- Configuration of VME64x bus A24 standard address space for optional Memory Space on each IP module is possible. Memory Space access to the IP modules can be individually enabled via the IP Memory Enable Register. The base address and address range (size) is programmed via carrier registers IP_A, IP_B, IP_C, and IP_D Memory Base Address & Size Registers. The address size can be selected from 1M, 2M, 4M, or 8M bytes.
- Enabling of VME64x bus interrupt requests from each IP module via the IP Interrupt Enable Register is possible. The desired VME64x bus interrupt level desired can be set via the Interrupt Level Register, and pending interrupts can be monitored and cleared via carrier registers IP Interrupt Pending and IP Interrupt Clear Registers.
- Lastly, pending interrupts can be globally monitored and released to the VME64x bus via the Status Register.

IP Logic Interface

The IP logic interface is also implemented within the carrier board’s FPGA. The carrier board implements ANSI/VITA 4 1995 for 8 MHz operation only. Industrial I/O Pack logic interface specification includes four IP logic interfaces on an AVME9670. The VME64x bus address and data lines are linked to the address and data of the IP logic interface. This link is implemented and controlled by the carrier board’s FPGA.

The VME64x bus to IP logic interface link allows a VME64x bus master to:

- Access up to 32 ID Space bytes for IP module identification (ID ROM Data Format I) via D08(O) data transfers using VME64x bus A16 short address space.
- Access up to 128 I/O Space bytes of IP data via D16/D08(E0) data transfers using VME64x bus A16 short address space.
- Access up to 8Mbyte of IP data mapped to Memory Space via D16 or D08(E0) transfers using VME64x bus A24 standard address space.
- Respond to two IP module interrupt requests per IP with software programmable VME64x bus interrupt levels.

Carrier Board Clock Circuitry

The VME64x bus 16MHz system clock is divided down by U10 (CDC3030D) to obtain the IP module 8MHz clock signals. Separate IP clocks are driven to each IP module. All clock lines include series damping resistors to reduce clock overshoot and undershoot, and similar length PCB board trace lengths are employed to minimize clock skew between the IP modules.

IP Read and Write Cycle Timing

An IP read or write cycle is carried out via a VME64x bus A24 or A16 data transfer. The data transfer starts when the VME64x bus Data Strobe 0 (DS0*) goes active and ends when the carrier board drives Data Transfer Acknowledge (DTACK*) active back to the VME64x bus master. The carrier board typically has a 450ns IP module data transfer cycle time.

A typical IP module data transfer cycle is described here, starting with DS0* going active. DS0* is sampled on the rising edge of the system 16MHz clock edge after it goes active. All operations are then synchronized to the IP 8MHz clock as required by the IP module specification. Thus, typically one 8MHz clock cycle later, an IP select line goes active (IOSEL*, IDSEL*, MEMSEL*, or INTSEL*) and is held active for one clock cycle. With no IP wait states, an active IP Acknowledge (ACK*) signal is driven by the IP on the next rising edge of the 8MHz clock. The carrier board samples ACK* one clock cycle later and then asserts DTACK* ending the VME64x bus data transfer.

Timing Diagram

- CLK 16MHz: Clock signal for VME64x bus
- CLK 8MHz: Internal clock signal for carrier board
- DS0*: Data Strobe signal
- IOSEL*: Input Select signal
- ACK*: Acknowledge signal
- DTACK*: Data Transfer Acknowledge signal

A Time-out error will result for the following condition if Auto Acknowledge is disabled in the carrier status register.

If a select line (IOSEL*, IDSEL*, INTSEL*, or MEMSEL*) is driven active to an IP module and the IP module does not return ACK* active, then DTACK* will also not be generated by the carrier board. This will cause a bus transfer time-out error and the VME64x bus transfer time-out error.
bus system may need to be reset. In addition, the carrier board will remain in a state waiting for ACK* from the IP. To take it out of this state, a software reset can be issued.

When an IP module places data on the bus, for all data read cycles, any undriven data lines are read by the VME64x bus as high because of pull-up resistors on the carrier board's data bus.

**VME64x bus Interrupter**

Interrupts are initiated from an interrupting IP module. However, the carrier board will only pass an interrupt generated by an IP module to the VME64x bus if the carrier board has been first enabled for interrupts. Each IP module can initiate two interrupts which can be individually enabled on the carrier board. After interrupts are enabled on the carrier board via the Interrupt Enable Register (see section 3 for programming details), an IP generated interrupt is recognized by the carrier board and is recorded in the carrier board's Interrupt Pending Register.

A carrier board pending interrupt will cause the board to release the interrupt to the VME64x bus provided the Global Interrupt Enable bit of the carrier's Status Register has been enabled (see section 3 for programming details).

The carrier board releases the interrupt to the VME64x bus by asserting the interrupt request level as pre-programmed in the carrier's Interrupt Level Register. The carrier board's interrupt logic then monitors the VME64x bus Interrupt Acknowledge Input (IACKIN*) signal.

An active IACKIN* signal, detected by the carrier board, is either passed to Interrupt Acknowledge Output (IACKOUT*) or consumed by the carrier board. IACKIN* is passed to IACKOUT* if the VME64x bus interrupt level does not match that programmed into the carrier's Interrupt Level Register. If a match is detected, the carrier board responds to the interrupt by consuming IACKIN*.

The carrier board also responds to an interrupt by driving IP Interrupt Select (INTSEL*) active to the IP that generated the interrupt, provided only one interrupt has been issued. If two or more interrupts occur at the same time, then INTSEL* is driven active to the IP with the highest priority. The carrier board will prioritize the requests based on the last interrupt serviced. The last interrupt serviced will be given the lowest priority. See section 3 for more detail. The IP module responds by placing the interrupt vector on the data bus and asserts ACK*. The carrier then asserts DTACK* active, and the VME64x bus master responds by executing the code at the address of the interrupt vector.

The user written interrupt routine should include code to clear the carrier board's pending interrupt via the carrier's Interrupt Clear Register (see section 3) since the interrupt release mechanism is Release on Register Access (RORA) type. In addition, the IP module may need similar attention (see your IP module documentation).

**Power Failure Monitor**

The carrier board contains a 5 volts undervoltage monitoring circuit which provides a reset to the IP modules when the 5 volt power drops below 4.27 volts, typical / 4.15 volts minimum. This circuitry is implemented per the Industrial I/O Pack specification.

**Access LEDs and Pulse Stretcher Circuitry**

An LED display and pulse stretcher circuit is dedicated to each IP module for indication of a data transfer to/from the corresponding IP module. An IP acknowledged data transfer activates the pulse stretcher circuit. The pulse stretcher's circuit is programmed to illuminate the LED for a duration of 0.125 seconds, typical.

**Power Supply Filters**

Power line filters are dedicated to each IP module for filtering of the +5, +12, and -12 volt supplies. The power line filters are a T type filter circuit comprising ferrite bead inductors and a feed-thru capacitor. The filters provide improved noise performance as is required on precision analog IP modules. Specifically, the filters are typically capable of over 40dB of insertion loss for undesirable noise and oscillations in the 100MHz frequency range and over 20dB of insertion loss for noise and oscillations in the 10MHz frequency range.

**Power Supply Fuses**

Power line fuses are dedicated to each IP module for fusing of the +5, +12, and -12 volt supplies. The +5 volt supply uses a 2 Amp fuse and the +/- 12 volt supplies use a 1 Amp fuse. These fuses are needed to protect the power supply in the VME64x bus cage system.

---

**5.0 SERVICE AND REPAIR**

**SERVICE AND REPAIR ASSISTANCE**

Surface-Mounted Technology (SMT) boards are generally difficult to repair. It is highly recommended that a non-functioning board be returned to Acromag for repair. The board can be damaged unless special SMT repair and service tools are used. Further, Acromag has automated test equipment that thoroughly checks the performance of each board. When a board is first produced and when any repair is made, it is tested, placed in a burn-in room at elevated temperature, and retested before shipment.

Please refer to Acromag's Service Policy Bulletin or contact Acromag for complete details on how to obtain parts and repair.

**PRELIMINARY SERVICE PROCEDURE**

Before beginning repair, be sure that all of the procedures in Section 2, Preparation For Use, have been followed. Also, refer to the documentation of your carrier board to verify that it is correctly configured. Replacement of the carrier and/or IP with one that is known to work correctly is a good technique to isolate a faulty board.

| CAUTION: POWER MUST BE TURNED OFF BEFORE REMOVING OR INSERTING BOARDS |

Acromag's Applications Engineers can provide further technical assistance if required. When needed, complete repair services are also available from Acromag.
6.0 SPECIFICATIONS

PHYSICAL

Physical Configuration.......................... AVME9670 (6U)
Length........................................ 9.187 inches (233.3 mm)
Width......................................... 6.299 inches (160.0 mm)
Board Thickness.......................... 0.062 inches (1.59 mm)
Max Component Height............... 0.550 inches (13.97 mm)
Recommended Card Spacing..... 0.800 inches, (20.32:mm)

Connectors:
P1 & P2 (VME64x bus).............. DIN 41612 160-pin Type C,
Level II.
P0 (VME64x bus)....................... J3 Type B, Right-Angle
Female 95-contacts, with
upper ground shield.
P3,5,7,9 (IP Field I/O)................. 50-pin male plug header (AMP
173280-3 or equivalent).
P4,6,8,10 (IP Logic Interface)..... 50-pin male plug header (AMP
173280-3 or equivalent).

Power:
Board power requirements are a function of the installed IP
modules. This specification lists currents for the carrier boards
only. The carrier boards individually filter and provide +5V,
+12V and -12V power to each IP from the VME64x bus. Note
that the VME64x bus standard does not support +15V and -15V
supplies, but the carrier boards are designed to handle these if
needed for unique situations.

The power supply filters are typically capable of over 40dB of
insertion loss for undesirable noise and oscillations in the
100MHz frequency range and over 20dB of insertion loss for
noise and oscillations in the 10MHz frequency range.

Power line fuses are dedicated to each IP module for fusing of
the +5, +12, and -12 volt supplies. These fuses are used to
protect the power supply in the VME64x bus cage system.

The power failure monitor circuit provides a reset to IP modules
when the 5 volt power drops below 4.27 volts, typically / 4.15
volts minimum.

Currents specified are for the carrier board only, add the IP
module currents for the total current required from each supply.

+5 Volts (±5%).............. AVME9670 (E) 350 mA, Typical
525 mA, Maximum. Maximum rise
time of 100 m Seconds.
+12 Volts (±5%) or
+15 Volts (±5%).............. 0mA (Not Used).
-12 Volts (±5%) or
-15 Volts (±5%).............. 0mA (Not Used).

VME64x bus COMPLIANCE

Specification.......................... This device meets written VME
specifications per VME64
ANSI/VITA 1-1994, VME64
Extensions ANSI/VITA 1.1-1997,
and IP I/O Mapping to VME64x
ANSI/VITA 4.1-1996.

Data Transfer Bus...................... A24/A16:D16/D08 (EO) DTB
slave; supports Read-Modify-Write
cycles.
VME64x bus Access Time.............. 450nS Typical (all carrier board
registers); measured from the
falling edge of DSx* to the falling
gridge of DTACK*. 450nS Typical
IP registers with no wait states).
See IP specifications for
information on wait states. IP
register access time will increase
by the number of wait states
multiplied by 125nS (the period of the
8 Mhz clock).

VME64x bus Address Modifier Codes:
Short I/O Space...................... Base address is hardware jumper
selectable. Occupies 1K byte.
Responds to both address
modifiers 29H & 2DH in the
VME64x bus short I/O space for
carrier board registers and IP I/O
and ID spaces.

Standard Address Space............. Responds to both address
modifiers 39H & 3DH in the
VME64x bus standard address
space when such accesses to IP
memory are enabled via
programmable registers on the
carrier board. Base addresses
and sizes of IP memory are
programmable from 1M to 8M
bytes.

Interrupts.............................. Creates I(1-7) programmable
request levels (up to two requests
sourced from each IP),
D16/D08(O) interrupter (interrupt
vectors come from IP modules).
Carrier registers for control &
status monitoring. Interrupt
release mechanism is Release On
Register Access (RORA) type.

INDUSTRIAL I/O PACK COMPLIANCE

Specification.......................... This device meets or exceeds all
written Industrial I/O Pack
specifications per ANSI/VITA 4
1995 (For 8 Mhz operation only)
and IP I/O Mapping to VME64x

Electrical/Mechanical Interface...
AVME9670 (E) supports four
single-size IP modules (A-D), or
two double-size. 32-bit IP
modules are Not Supported.

I/O Space.......................... A16/D16 or D08(EO);
supports 128 byte values per IP.

ID Space.......................... A16/D08(O); supports 32 bytes
per IP (consecutive odd-byte
addresses) ID Data Format I. D16
is also supported with pull-ups on
the carrier board holding the upper
8-bits high.

Memory Space.................. A24/D16 or D08(EO); supports
1M to 8M bytes per IP module.
Interrupts.................................... Supports two interrupt requests per IP and interrupt acknowledge cycles, D16/D08(O).

Access LED
(Illuminate duration).................... 0.125 second, typical

ENVIRONMENTAL

Operating Temperature............... 0 to +70°C;
-40 to +85°C (E Versions)
Note that visual LED performance may be degraded below -20°C.

Relative Humidity.................... 5-95% non-condensing

Storage Temperature................. -55 to +100°C.

Non-Isolated.......................... VME64x bus and IP module logic commons have a direct electrical connection. As such, unless the IP module provides isolation between the logic and field side, the field I/O connections are not isolated from the VME64x bus.

Radiated Field Immunity (RFI).... Designed to comply with IEC1000-4-3 Level 3 (10V/m at frequencies 27MHz to 500MHz) and European Norm EN50082-1.

Electromagnetic Interference Immunity (EMI)......... No digital upset under the influence of EMI from switching solenoids, commutator motors, and drill motors.

Electrostatic Discharge Immunity (ESD)......... Complies with IEC1000-4-2 Level 1 (2KV direct contact discharge) at field input/output terminals and European Norm EN50082-1.

Electric Fast Transient Immunity EFT......... Complies with IEC1000-4-4 Level 2 (0.5KV at field input and output terminals) and European Norm EN50082-1.

Radiated Emissions.................... Meets or exceeds European Norm EN50081-1 for class B equipment.
APPENDIX

CABLE: MODEL 5028-187 (SCSI-2 to Flat Ribbon, Shielded)
Type: Round shielded cable, 50-wires (SCSI-2 male connector at one end and a flat female ribbon connector at the other end).
The cable length is 2 meters (6.56 feet). This shielded cable is recommended for all I/O applications (both digital I/O and precision analog I/O).
Application: Used to connect Model 5025-552 termination panel to the TRANS-200 Transition Module. The transition module then connects to all four IP module slots to the rear of the AVME9670 (Slots A-D).
Length: Standard length is 2 meters (6.56 feet). Consult factory for other lengths. It is recommended that this length be kept to a minimum to reduce noise and power loss.
Cable: 50 conductors, 28 AWG on 0.050 inch centers (permits mass termination for IDC connectors), foil/braided shield inside a PVC jacket.
Connectors: (One End): SCSI-2, 50-pin male connector with backshell and spring latch hardware.
(Other End): IDC, 50-pin female connector with strain relief.
Keying: The SCSI-2 connector has a “D Shell” and the IDC connector has a polarizing key to prevent improper installation.
Schematic and Physical Attributes: See Drawing 4501-758.
Electrical Specifications: 30 VAC per UL and CSA (SCSI-2 connector spec.’s). 1 Amp maximum at 50% energized (SCSI-2 connector spec.’s).
Operating Temperature: -20°C to +80°C.
Storage Temperature: -40°C to +85°C.
Shipping Weight: 1.0 pound (0.5Kg), packed.

TERMINATION PANEL: MODEL 5025-552
Type: Termination Panel For Carrier Boards
Application: To connect field I/O signals to the Industrial I/O Pack (IP). Termination Panel: Acromag Part 4001-040 (Phoenix Contact Type FLKM 50) The 5025-552 termination panel facilitates the connection of up to 50 field I/O signals and connects to the TRANS-200 transition module via a cable (Model 5028-187). Field signals are accessed via screw terminal strips. The terminal strip markings on the termination panel (1-50) correspond to P2 (pins 1-50) on the Industrial I/O Pack (IP). Each Industrial I/O Pack (IP) has its own unique P2 pin assignments. Refer to the IP module manual for correct wiring connections to the termination panel.
Schematic and Physical Attributes: See Drawing 4501-464.
Field Wiring: 50-position terminal blocks with screw clamps. Wire range 12 to 26 AWG.
Connections to TRANS-200 Transition Module: P1, 50-pin male header with strain relief ejectors. Use Acromag 5028-187 cable to connect panel to TRANS-200 transition module. Keep cable as short as possible to reduce noise and power loss.
Mounting: Termination panel is snapped on the DIN mounting rail.
Printed Circuit Board: Military grade FR-4 epoxy glass circuit board, 0.063 inches thick.
Operating Temperature: -40°C to +100°C.
Storage Temperature: -40°C to +100°C.
Shipping Weight: 1.25 pounds (0.6Kg) packed.

VME64x TRANSITION MODULE: MODEL TRANS-200
Type: Transition module for AVME9670 board.
Application: To repeat field I/O signals of IP modules A through D for rear exit from VME64x card cages. This module is available for use in card cages which provide rear exit for I/O connections via 80 mm wide transition modules (transition modules can only be used in card cages specifically designed for them). It is a double-height (6U), single-slot module with front panel hardware adhering to the VME64x bus mechanical dimensions and IEEE Standard (1101.11-1998), for 80 mm depth. Connects to Acromag termination panel 5025-552 from the rear of the card cage, and to AVME9670 boards within card cage, via connectors RP0 and RP2.
Schematic and Physical Attributes: See Drawing 4501-760.
Electrical Specifications: 30 VAC per UL and CSA (SCSI-2 connector spec.’s). 1 Amp maximum at 50% energized (SCSI-2 connector spec.’s).
Field Wiring: Four SCSI-2, 50-pin female connectors (AMP 787082-5 or equivalent) employing latch blocks and 30 micron gold in the mating area (per MIL-G-45204, Type II, Grade C). Connects to Acromag termination panel 5025-552 from the rear of the card cage via round shielded cable (Model 5028-187), Connections to AVME9670: Connections are made though the PC board connectors RP0 (95 pin female with upper ground shield) and RP2 (160 pin female). The transition module plugs directly behind the AVME9670 board into the VME64x bus backplane within the card cage system.
Mounting: Transition module is inserted into a 6U-size, 80 mm width slot at the rear of the VME64x card cage. (Directly behind AVME9670 board)
Printed Circuit Board: Eight-layer, military-grade FR-4 epoxy glass circuit board, 0.063 inches thick.
Operating Temperature: -40°C to +85°C.
Storage Temperature: -40°C to +85°C.
Shipping Weight: 1.25 pounds (0.6Kg) packed.
ASSEMBLY PROCEDURE:

1. THREADED SPACERS ARE PROVIDED IN TWO DIFFERENT LENGTHS. THE SHORTER LENGTH IS FOR USE WITH AVME9670 CARRIER BOARD (SHOWN). CHECK YOUR CARRIER BOARD TO DETERMINE ITS REQUIREMENTS. MOUNTING HARDWARE PROVIDED MAY NOT BE COMPATIBLE WITH ALL TYPES OF CARRIER BOARDS.

2. INSERT FLAT HEAD SCREWS (ITEM A) THROUGH SOLDER SIDE OF IP MODULE AND INTO HEX SPACERS (ITEM B) AND TIGHTEN (4 PLACES) UNTIL HEX SPACER IS COMPLETELY SEATED.

3. CAREFULLY ALIGN IP MODULE TO CARRIER BOARD AND PRESS TOGETHER UNTIL CONNECTORS AND SPACERS ARE SEATED.

4. INSERT PAN HEAD SCREWS (ITEM C) THROUGH SOLDER SIDE OF CARRIER BOARD AND INTO HEX SPACERS (ITEM B) AND TIGHTEN (4 PLACES).

IP MODULE TO AVME9670 CARRIER BOARD MECHANICAL ASSEMBLY

4501-756A
MODEL 5028-187, SCSI-2 TO FLAT RIBBON CABLE, SHIELDED

4501-758B
MODEL 5025–552 TERMINATION PANEL SCHEMATIC

TOP VIEW

SIDE VIEW

NOTES:
Dimensions are in inches (millimeters).
Tolerance: ±0.028 (±0.6).

MODEL 5025–552 TERMINATION PANEL

4501-464A
INDUSTRIAL I/O PACK SERIES AVME 9670

CONNECTORS ON FRONT PANEL

CONNECTORS ON PC BOARD

P1
[Diagram showing connectors]

P2
[Diagram showing connectors]

P3
[Diagram showing connectors]

P4
[Diagram showing connectors]

9.19 (233.4)

3.15 (80.0)

10.31 (261.9)

3.35 (85.1)

0.78 (19.8)

NOTE: DIMENSIONS ARE IN INCHES (MILLIMETERS).

TRANS-200 MECHANICAL DIMENSIONS AND SIMPLIFIED SCHEMATIC

4501-760B