break clk8_0 1
sim 200ns
sim 10ns

h next_data
sim 200ns
sim 10ns
l next_dat
l rd_event

break clk8_0