break clk8_0 1
sim 200ns
sim 10ns

a addr %1
h wr_addr
sim 200ns
sim 10ns
l wr_addr
r addr

break clk8_0