SLAC PEP-II
BABAR
SLAC<->RAL
Babar logo
HEPIC E,S & H Databases PDG HEP preprints
Organization Detector Computing Physics Documentation
Personnel Glossary Sitemap Search Hypernews
Unwrap page!
Det. Search
Who's who?
Meetings
FAQ
Images
Archive
Systems
Performance
Intern. region
Vertex Tracker
Drift chamber
DIRC
Calorimeter
IFR
LST
Magnet
Electronics
Trigger
Operations
Run Coordination
Contact Experts
Shift Takers Info
Operations Manual
Electronic Logbook
Ops Hypernews
Shift Signup
Check this page for HTML 4.01 Transitional compliance with the
W3C Validator
(More checks...)

DCT PDR: L1 Drift Chamber Trigger Preliminary Design Review


Back to Trigger home page - [Reviews]
Subset of Contents: [TOP] [Documents] [Talks]
The Level 1 Drift Chamber Trigger Preliminary Design Review was held at SLAC on July 14, 1997.

Agenda for July 14 Drift Chamber Trigger PDR. Reviewers for July 14.

PDR Report from the committee.

These materials are (continually, even post-review) in the process of being assembled. Updates will happen.

Best starting points for people seeking to inform themselves on trigger are the Gehrig Thesis and the Kirsten Report (directory).

Documentation:

*It appears to be common (and desired) to provide for each board (or module), a standalone document describing functionality and registers.

Backup material:

Talks:


Directory of documents

Materials requested

List of review materials needed for PDRR+CDR and PDR (text) Andy Lankford, December 14, 1995

Electrical engineering materials needed: (current understanding, April 1997)

        -Stuff needed for PDR for each euro module (in order of priority):
                1. schematics
                2. VHDL of all FPGAs
                3. floor plan of parts
                4. short write-up of module and back of the crate board 
                including:
                        interface specs
                        power calculation
                        gnd and shielding plan
                        parts list
                        schedule  
                5. board level simulation